欢迎访问ic37.com |
会员登录 免费注册
发布采购

HDMP-0450 参数 Datasheet PDF下载

HDMP-0450图片预览
型号: HDMP-0450
PDF下载: 下载PDF文件 查看货源
内容描述: 四端口旁路电路的光纤通道仲裁环 [Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops]
分类和应用: 光纤电信集成电路电信电路
文件页数/大小: 10 页 / 272 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HDMP-0450的Datasheet PDF文件第2页浏览型号HDMP-0450的Datasheet PDF文件第3页浏览型号HDMP-0450的Datasheet PDF文件第4页浏览型号HDMP-0450的Datasheet PDF文件第5页浏览型号HDMP-0450的Datasheet PDF文件第7页浏览型号HDMP-0450的Datasheet PDF文件第8页浏览型号HDMP-0450的Datasheet PDF文件第9页浏览型号HDMP-0450的Datasheet PDF文件第10页  
AC Electrical Specifications
V
CC
= 3.15 V to 3.45 V
Symbol
T
LOOP_LAT
T
CELL_LAT
t
r,LVTTLin
t
f,LVTTLin
t
r,LVTTout
t
f,LVTTout
t
rs,HS_OUT
t
fs,HS_OUT
t
rd,HS_OUT
t
fd,HS_OUT
V
IP,HS_IN
V
OP,HS_OUT
Parameter
Total Loop Latency from FM_NODE[0] to TO_NODE[0]
Per Cell Latency from FM_NODE[4] to TO_NODE[0]
Input LVTTL Rise Time Requirement, 0.8 V to 2.0 V
Input LVTTL Fall Time Requirement, 2.0 V to 0.8 V
Output TTL Rise Time, 0.8 V to 2.0 V, 10 pF Load
Output TTL Fall Time, 2.0 V to 0.8 V, 10 pF Load
HS_OUT Single-Ended Rise Time, 20%-80%
HS_OUT Single-Ended Fall Time, 20%-80%
HS_OUT Differential Rise Time, 20%-80%
HS_OUT Differential Fall Time, 20%-80%
HS_IN Required Peak-to-Peak Differential Input Voltage
HS_OUT Peak-to-Peak Differential Output Voltage
(Z0 = 75
Ω,
Figure 6)
Units
ns
ns
ns
ns
ns
ns
ps
ps
ps
ps
mV
mV
200
1100
Min.
Typ.
2.0
0.8
2.0
2.0
1.7
1.7
200
200
200
200
1200
1400
3.3
2.4
300
300
300
300
2000
2000
Max.
Guaranteed Operating Rates
V
CC
= 3.15 V to 3.45 V
FC Serial Clock Rate (MBd)
Min.
Max.
1,040
1,080
GE Serial Clock Rate (MBd)
Min.
Max.
1,240
1,260
Figure 4. Eye diagram of TO_NODE[1]± high speed differential output (50
termination).
Note:
Measurement taken with a 2^7-1 PRBS input to FM_NODE[1]±.
6