欢迎访问ic37.com |
会员登录 免费注册
发布采购

HCPL0630 参数 Datasheet PDF下载

HCPL0630图片预览
型号: HCPL0630
PDF下载: 下载PDF文件 查看货源
内容描述: 双通道,高CMR ,高速, TTL兼容光电耦合器8引脚DIP和SOIC -8 [Dual Channel, High CMR, High Speed, TTL Compatible Optocouplers 8 Pin DIP and SOIC-8]
分类和应用: 光电
文件页数/大小: 10 页 / 166 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HCPL0630的Datasheet PDF文件第1页浏览型号HCPL0630的Datasheet PDF文件第2页浏览型号HCPL0630的Datasheet PDF文件第4页浏览型号HCPL0630的Datasheet PDF文件第5页浏览型号HCPL0630的Datasheet PDF文件第6页浏览型号HCPL0630的Datasheet PDF文件第7页浏览型号HCPL0630的Datasheet PDF文件第8页浏览型号HCPL0630的Datasheet PDF文件第9页  
3
Description
These dual channel devices are
optically coupled logic gates
that combine GaAsP light
emitting diodes and integrated
high gain photodetectors. The
photons are collected in the
detector by a photodiode and the
current is amplified by a high
gain linear amplifier that drives
a Schottky clamped open
collector output transistor. Each
circuit is temperature, current
and voltage compensated. The
internal shield provides a
guaranteed common mode
transient immunity specification
of 5000 V/µs for the HCPL-
2631/0631, and 10,000 V/
µs
for
the HCPL-4661/0661.
These dual channel optocouplers
are available in an 8 Pin DIP
and in an industry standard
SOIC-8 package. The following
is a cross reference table listing
the 8 Pin DIP part number and
the electrically equivalent
SOIC-8 part number.
SOIC-8
Package
HCPL-0630
HCPL-0631
HCPL-0661
+85°C. The dual channel design
minimizes PCB space.
These devices are recommended
for high speed logic interfacing,
input/output buffering, and for
use as line receivers in environ-
ments that conventional line
receivers cannot tolerate. They
can be used for the digital
programming of machine
control systems, motors and
floating power supplies. The
internal shield makes the
HCPL-2631/0631/4661/0661
ideal for use in extremely high
ground or induced noise
environments.
Applications
• Isolation of High Speed
Logic Systems
• Microprocessor System
Interfaces
• Isolated Line Receiver
• Computer-Peripheral
Interfaces
• Ground Loop Elimination
• Digital Isolation for A/D,
D/A Conversion
• Power Transistor Isolation
in Motor Drives
Schematic
I
CC
1
+
V
F 1
2
I
F1
I
O1
7
V
O1
8
V
CC
3
V
F 2
+
4
8 Pin DIP
HCPL-2630
HCPL-2631
HCPL-4661
I
F2
I
O2
6
V
O2
The SOIC-8 does not require
“through holes” in a PCB. This
package occupies approximately
one-third the footprint area of
the standard dual-in-line
package. The lead profile is
designed to be compatible with
standard surface mount
processes.
The unique design provides
maximum ac and dc circuit
isolation while achieving LSTTL
and TTL compatibility. The
optocoupler ac and dc
operational parameters are
guaranteed from -40°C to
GND
5
HCPL-2631/0631/4661/0661 SHIELD
USE OF A 0.1
µF
BYPASS CAPACITOR CONNECTED
BETWEEN PINS 5 AND 8 IS RECOMMENDED (SEE NOTE 1).