ADV7180
Bits (Shading Indicates Default
State)
Comments
LQFP-64 LFCSP-40
NTSC default
Subaddress Register
Bit Description
Notes
7
6
5
4
3
2
1
0
0xE7
0xE8
0xE9
0xEA
NTSC F Bit Toggle
NFTOG[4:0]. Number of
lines after lCOUNT rollover
to toggle F signal.
0
0
0
1
1
NFTOGSIGN.
0
1
Set to low when manual
programming
Not suitable for user
programming
NFTOGDELE. Delay
F transition by one line
relative to NFTOG
(even field).
0
1
No delay
Additional delay by one line
NFTOGDELO. Delay
F transition by one line
relative to NFTOG
(odd field).
0
1
No delay
Additional delay by one line
PAL V Bit Begin
PVBEG[4:0]. Number of
lines after lCOUNT rollover
to set V high.
0
1
0
0
0
0
1
1
0
0
0
1
1
0
1
PAL default (ITU-R BT.656)
PVBEGSIGN.
0
1
Set to low when manual
programming
Not suitable for user
programming
PVBEGDELE. Delay V bit
going high by one line
relative to PVBEG (even
field).
0
1
No delay
Additional delay by one line
PVBEGDELO. Delay V bit
going high by one line
relative to PVBEG (odd
field).
0
1
No delay
Additional delay by one line
PAL V Bit End
PVEND[4:0]. Number of
lines after lCOUNT rollover
to set V low.
PAL default (ITU-R BT.656)
PVENDSIGN.
0
1
Set to low when manual
programming
Not suitable for user
programming
PVENDDELE. Delay V bit
going low by one line
relative to PVEND (even
field).
0
1
No delay
Additional delay by one line
PVENDDELO. Delay V bit
going low by one line
relative to PVEND (odd
field).
0
1
No delay
Additional delay by one line
PAL F Bit Toggle
PFTOG[4:0]. Number of
lines after lCOUNT rollover
to toggle F signal.
PAL default (ITU-R BT.656)
PFTOGSIGN.
0
1
Set to low when manual
programming
Not suitable for user
programming
PFTOGDELE. Delay
F transition by one line
relative to PFTOG
(even field).
0
1
No delay
Additional delay by one line
PFTOGDELO. Delay
F transition by one line
relative to PFTOG
(odd field).
0
1
No delay
Additional delay by one line
Rev. A | Page 94 of 112
ADI [ ADI ]
