欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADV7123KSTZ140 参数 Datasheet PDF下载

ADV7123KSTZ140图片预览
型号: ADV7123KSTZ140
PDF下载: 下载PDF文件 查看货源
内容描述: [CMOS, 330 MHz Triple 10-Bit High Speed Video DAC]
分类和应用: PC转换器
文件页数/大小: 25 页 / 343 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADV7123KSTZ140的Datasheet PDF文件第15页浏览型号ADV7123KSTZ140的Datasheet PDF文件第16页浏览型号ADV7123KSTZ140的Datasheet PDF文件第17页浏览型号ADV7123KSTZ140的Datasheet PDF文件第18页浏览型号ADV7123KSTZ140的Datasheet PDF文件第20页浏览型号ADV7123KSTZ140的Datasheet PDF文件第21页浏览型号ADV7123KSTZ140的Datasheet PDF文件第22页浏览型号ADV7123KSTZ140的Datasheet PDF文件第23页  
ADV7123
Table 9. Typical Video Output Truth Table (R
SET
= 530 Ω, R
LOAD
= 37.5 Ω)
Video Output Level
White Level
Video
Video to BLANK
Black Level
Black to BLANK
BLANK Level
SYNC Level
IOG (mA)
26.0
Video + 7.2
Video
7.2
0
7.2
0
IOG (mA)
0
18.67 − Video
18.67 − Video
18.67
18.67
18.67
18.67
IOR/IOB (mA)
18.67
Video
Video
0
0
0
0
IOR/IOB (mA)
0
18.67 − Video
18.67 − Video
18.67
18.67
18.67
18.67
SYNC
1
1
0
1
0
1
0
BLANK
1
1
1
1
1
0
0
DAC Input Data
0x3FFH
Data
Data
0x000H
0x000H
0xXXXH (don’t care)
0xXXXH (don’t care)
VIDEO SYNCHRONIZATION AND CONTROL
The ADV7123 has a single composite sync (SYNC) input
control. Many graphics processors and CRT controllers have the
ability of generating horizontal sync (HSYNC), vertical sync
(VSYNC), and composite SYNC.
In a graphics system that does not automatically generate a
composite SYNC signal, the inclusion of some additional logic
circuitry enables the generation of a composite SYNC signal.
The sync current is internally connected directly to the IOG
output, thus encoding video synchronization information onto
the green video channel. If it is not required to encode sync
information onto the ADV7123, the SYNC input should be tied
to logic low.
sources in a monolithic design guarantees monotonicity and
low glitch. The on-board operational amplifier stabilizes the
full-scale output current against temperature and power supply
variations.
ANALOG OUTPUTS
The ADV7123 has three analog outputs, corresponding to the
red, green, and blue video signals.
The red, green, and blue analog outputs of the ADV7123 are
high impedance current sources. Each one of these three RGB
current outputs is capable of directly driving a 37.5 Ω load, such
as a doubly terminated 75 Ω coaxial cable. Figure 24 shows
the required configuration for each of the three RGB outputs
connected into a doubly terminated 75 Ω load. This arrangement
develops RS-343A video output voltage levels across a 75 Ω
monitor.
A suggested method of driving RS-170 video levels into a 75 Ω
monitor is shown in Figure 25. The output current levels of the
DACs remain unchanged, but the source termination resistance,
Z
S
, on each of the three DACs is increased from 75 Ω to 150 Ω.
IOR, IOG, IOB
DACs
Z
S
= 75Ω
(SOURCE
TERMINATION)
(CABLE)
Z
L
= 75Ω
(MONITOR)
Z
0
= 75Ω
REFERENCE INPUT
The ADV7123 contains an on-board voltage reference. The V
REF
pin is normally terminated to V
AA
through a 0.1 μF capacitor.
Alternatively, the part can, if required, be overdriven by an
external 1.23 V reference (AD1580).
A resistance, R
SET
, connected between the R
SET
pin and GND,
determines the amplitude of the output video level according to
IOG
(mA) = 11,445 ×
V
REF
(V)/R
SET
(Ω)
IOR, IOB
(mA) = 7989.6 ×
V
REF
(V)/R
SET
(Ω)
(1)
(2)
Equation 1 applies to the ADV7123 only, when SYNC is being
used. If SYNC is not being encoded onto the green channel,
Equation 1 is similar to Equation 2.
Using a variable value of R
SET
allows for accurate adjustment of
the analog output video levels. Use of a fixed 560 Ω R
SET
resistor
yields the analog output levels quoted in the Specifications section.
These values typically correspond to the RS-343A video wave-
form values, as shown in Figure 23.
TERMINATION REPEATED THREE TIMES
FOR RED, GREEN, AND BLUE DACs
Figure 24. Analog Output Termination for RS-343A
IOR, IOG, IOB
DACs
Z
S
= 150Ω
(SOURCE
TERMINATION)
(CABLE)
Z
L
= 75Ω
(MONITOR)
Z
0
= 75Ω
DACs
The ADV7123 contains three matched 10-bit DACs. The DACs
are designed using an advanced, high speed, segmented architec-
ture. The bit currents corresponding to each digital input are
routed to either the analog output (bit = 1) or GND (bit = 0)
by a sophisticated decoding scheme. Because all this circuitry is
on one monolithic device, matching between the three DACs is
optimized. As well as matching, the use of identical current
TERMINATION REPEATED THREE TIMES
FOR RED, GREEN, AND BLUE DACs
Figure 25. Analog Output Termination for RS-170
More detailed information regarding load terminations for
various output configurations, including RS-343A and RS-170,
is available in the AN-205 Application Note,
Video Formats and
Required Load Terminations,
available from Analog Devices, at
Rev. D | Page 18 of 24
00215-025
00215-024