欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADSP-BF532SBBC400 参数 Datasheet PDF下载

ADSP-BF532SBBC400图片预览
型号: ADSP-BF532SBBC400
PDF下载: 下载PDF文件 查看货源
内容描述: Blackfin嵌入式处理器 [Blackfin Embedded Processor]
分类和应用: 外围集成电路时钟
文件页数/大小: 64 页 / 2420 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第19页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第20页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第21页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第22页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第24页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第25页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第26页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第27页  
ADSP-BF531/ADSP-BF532/ADSP-BF533
ELECTRICAL CHARACTERISTICS
400 MHz
1
Parameter
V
OH
Test Conditions
High Level
V
DDEXT
= 1.75 V, I
OH
= –0.5 mA
3
Output Voltage V
DDEXT
= 2.25 V, I
OH
= –0.5 mA
V
DDEXT
= 3.0 V, I
OH
= –0.5 mA
Low Level
V
DDEXT
= 1.75 V, I
OL
= 2.0 mA
Output Voltage V
DDEXT
= 2.25 V/3.0 V,
I
OL
= 2.0 mA
High Level Input V
DDEXT
= Max, V
IN
= V
DD
Max
Current
4
High Level Input V
DDEXT
= Max, V
IN
= V
DD
Max
Current JTAG
5
Low Level Input V
DDEXT
= Max, V
IN
= 0 V
Current
Three-State
Leakage
Current
7
Three-State
Leakage
Current
Input
Capacitance
8
V
DDEXT
= Max, V
IN
= V
DD
Max
Min
1.5
1.9
2.4
0.2
0.4
10.0
50.0
10.0
10.0
Typical
Max
500 MHz/533 MHz/600 MHz
2
Min
1.5
1.9
2.4
0.2
0.4
10.0
50.0
10.0
10.0
Typical
Max
Unit
V
V
V
V
V
μA
μA
μA
μA
V
OL
I
IH
I
IHP
I
IL6
I
OZH
I
OZL6
V
DDEXT
= Max, V
IN
= 0 V
10.0
10.0
μA
C
IN
f
IN
= 1 MHz, T
AMBIENT
= 25°C,
V
IN
= 2.5 V
4
7.5
8
9
4
32.5
pF
mA
I
DDDEEPSLEEP10
V
DDINT
Current in V
DDINT
= 1.0 V, f
CCLK
= 0 MHz,
Deep Sleep
T
J
= 25°C, ASF = 0.00
Mode
I
DDSLEEP
I
DD-TYP11
I
DD-TYP11
I
DD-TYP11
I
DD-TYP11
V
DDINT
Current in V
DDINT
= 0.8 V, T
J
= 25°C,
Sleep Mode
SCLK = 25 MHz
V
DDINT
Current
V
DDINT
Current
V
DDINT
Current
V
DDINT
Current
V
DDINT
= 1.14 V, f
CCLK
= 400 MHz,
T
J
= 25°C
V
DDINT
= 1.2 V, f
CCLK
= 500 MHz,
T
J
= 25°C
V
DDINT
= 1.2 V, f
CCLK
= 533 MHz,
T
J
= 25°C
V
DDINT
= 1.3 V, f
CCLK
= 600 MHz,
T
J
= 25°C
10
125
152
190
200
245
50
100
50
37.5
mA
mA
mA
mA
mA
I
DDHIBERNATE10
V
DDEXT
Current in V
DDEXT
= 3.6 V, CLKIN=0 MHz,
Hibernate State T
J
= Max, voltage regulator off
(V
DDINT
= 0 V)
I
DDRTC
V
DDRTC
Current
V
DDRTC
= 3.3 V, T
J
= 25
°
C
I
DDDEEPSLEEP10
V
DDINT
Current in f
CCLK
= 0 MHz
Deep Sleep
Mode
I
DD-INT
V
DDINT
Current
f
CCLK
> 0 MHz
100
A
20
6
20
16
A
mA
I
DDDEEPSLEEP
+ (Table
ASF)
I
DDDEEPSLEEP
mA
+ (Table
ASF)
1
2
Applies to all 400 MHz speed grade models. See
Applies to all 500 MHz, 533 MHz, and 600 MHz speed grade models. See
3
Applies to output and bidirectional pins.
4
Applies to input pins except JTAG inputs.
Rev. H
| Page 23 of 64 | January 2011