ADSP-BF531/ADSP-BF532/ADSP-BF533
Table 9. Pin Descriptions (Continued)
Pin Name
RFS1
DR1PRI
DR1SEC
TSCLK1
TFS1
DT1PRI
DT1SEC
UART Port
RX
TX
Real-Time Clock
RTXI
RTXO
Clock
CLKIN
XTAL
Mode Controls
RESET
NMI
BMODE1–0
Voltage Regulator
VROUT1–0
Supplies
V
DDEXT
V
DDINT
V
DDRTC
GND
1
Type Function
I/O
I
I
I/O
I/O
O
O
I
O
I
O
I
O
I
I
I
O
SPORT1 Receive Frame Sync
SPORT1 Receive Data Primary
SPORT1 Receive Data Secondary
SPORT1 Transmit Serial Clock
SPORT1 Transmit Frame Sync
SPORT1 Transmit Data Primary
SPORT1 Transmit Data Secondary
UART Receive
UART Transmit
RTC Crystal Input (This pin should be pulled low when not used.)
RTC Crystal Output (Does not three-state in hibernate.)
Clock/Crystal Input (This pin needs to be at a level or clocking.)
Crystal Output
Reset (This pin is always active during core power-on.)
Nonmaskable Interrupt (This pin should be pulled low when not used.)
Boot Mode Strap (These pins must be pulled to the state required for the desired boot mode.)
External FET Drive (These pins should be left unconnected when unused and are driven high
during hibernate.)
I/O Power Supply
Core Power Supply
Real-Time Clock Power Supply (This pin should be connected to V
DDEXT
when not used and should
remain powered at all times.)
External Ground
Driver
Type
1
C
D
C
C
C
C
P
P
P
G
Refer to
to
Rev. H
| Page 20 of 64 | January 2011
AD [ ANALOG DEVICES ]
