欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADSP-BF532SBBCZ400 参数 Datasheet PDF下载

ADSP-BF532SBBCZ400图片预览
型号: ADSP-BF532SBBCZ400
PDF下载: 下载PDF文件 查看货源
内容描述: Blackfin嵌入式处理器 [Blackfin Embedded Processor]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器时钟
文件页数/大小: 60 页 / 3025 K
品牌: ADI [ ADI ]
 浏览型号ADSP-BF532SBBCZ400的Datasheet PDF文件第12页浏览型号ADSP-BF532SBBCZ400的Datasheet PDF文件第13页浏览型号ADSP-BF532SBBCZ400的Datasheet PDF文件第14页浏览型号ADSP-BF532SBBCZ400的Datasheet PDF文件第15页浏览型号ADSP-BF532SBBCZ400的Datasheet PDF文件第17页浏览型号ADSP-BF532SBBCZ400的Datasheet PDF文件第18页浏览型号ADSP-BF532SBBCZ400的Datasheet PDF文件第19页浏览型号ADSP-BF532SBBCZ400的Datasheet PDF文件第20页  
ADSP-BF531/ADSP-BF532  
applications. Components can be downloaded from the Web  
and dropped into the application. Component archives can be  
published from within VisualDSP++. VCSE supports compo-  
nent implementation in C/C++ or assembly language.  
Reference on the Analog Devices website (www.analog.com)—  
use site search on “EE-68.” This document is updated regularly  
to keep pace with improvements to emulator support.  
RELATED DOCUMENTS  
Use the expert linker to visually manipulate the placement of  
code and data on the embedded system. View memory utiliza-  
tion in a color coded graphical form, easily move code and data  
to different areas of the processor or external memory with the  
drag of the mouse, and examine runtime stack and heap usage.  
The expert linker is fully compatible with existing linker defini-  
tion file (LDF), allowing the developer to move between the  
graphical and textual environments.  
The following publications that describe the ADSP-BF531/  
ADSP-BF532 processors (and related processors) can be  
ordered from any Analog Devices sales office or accessed elec-  
tronically on our website:  
Getting Started With Blackfin Processors  
ADSP-BF533 Blackfin Processor Hardware Reference  
ADSP-BF53x/BF56x Blackfin Processor Programming  
Reference  
Analog Devices emulators use the IEEE 1149.1 JTAG test access  
port of the ADSP-BF531/ADSP-BF532 processor to monitor  
and control the target board processor during emulation. The  
emulator provides full speed emulation, allowing inspection and  
modification of memory, registers, and processor stacks. Non-  
intrusive in-circuit emulation is assured by the use of the  
processor’s JTAG interface—the emulator does not affect target  
system loading or timing.  
ADSP-BF531/ADSP-BF532 Blackfin Processor Anomaly List  
In addition to the software and hardware development tools  
available from Analog Devices, third parties provide a wide  
range of tools supporting the Blackfin processor family. Hard-  
ware tools include Blackfin processor PC plug-in cards. Third  
party software tools include DSP libraries, real-time operating  
systems, and block diagram design tools.  
EZ-KIT Lite Evaluation Board  
For evaluation of ADSP-BF531/ADSP-BF532 processors, use  
the ADSP-BF531/ADSP-BF532 EZ-KIT Lite® board available  
from Analog Devices. Order part number ADDS-  
BF533-EZLITE. The board comes with on-chip emulation capa-  
bilities and is equipped to enable software development.  
Multiple daughter cards are available.  
DESIGNING AN EMULATOR-COMPATIBLE  
PROCESSOR BOARD  
The Analog Devices family of emulators are tools that every sys-  
tem developer needs to test and debug hardware and software  
systems. Analog Devices has supplied an IEEE 1149.1 JTAG test  
access port (TAP) on each JTAG processor. The emulator uses  
the TAP to access the internal features of the processor, allow-  
ing the developer to load code, set breakpoints, observe  
variables, observe memory, and examine registers. The proces-  
sor must be halted to send data and commands, but once an  
operation has been completed by the emulator, the processor  
system is set running at full speed with no impact on  
system timing.  
To use these emulators, the target board must include a header  
that connects the processor’s JTAG port to the emulator.  
For details on target board design issues including mechanical  
layout, single processor connections, multiprocessor scan  
chains, signal buffering, signal termination, and emulator pod  
logic, see the EE-68: Analog Devices JTAG Emulation Technical  
Rev. D  
|
Page 16 of 60  
|
August 2006