ADSP-2181
• Multifunction instructions allow parallel execution of an
arithmetic instruction with up to two fetches or one write to
processor memory space during a single instruction cycle.
If Go Mode is enabled, the ADSP-2181 will not halt program
execution until it encounters an instruction that requires an
external memory access.
If the ADSP-2181 is performing an external memory access
when the external device asserts the BR signal, then it will not
three-state the memory interfaces or assert the BG signal until
the processor cycle after the access completes. T he instruction
does not need to be completed when the bus is granted. If a
single instruction requires two external memory accesses, the
bus will be granted between the two accesses.
D ESIGNING AN EZ-ICE-CO MP ATIBLE SYSTEM
T he ADSP-2181 has on-chip emulation support and an ICE-
Port, a special set of pins that interface to the EZ-ICE. T hese
features allow in-circuit emulation without replacing the target
system processor by using only a 14-pin connection from the
target system to the EZ-ICE. T arget systems must have a 14-pin
connector to accept the EZ-ICE ’s in-circuit probe, a 14-pin plug.
When the BR signal is released, the processor releases the BG
signal, reenables the output drivers and continues program
execution from the point where it stopped.
The ICE-Port interface consists of the following ADSP-2181 pins:
EBR
EMS
ELIN
ELOUT
EE
EBG
ERESET
EINT
ECLK
T he bus request feature operates at all times, including when
the processor is booting and when RESET is active.
T hese ADSP-2181 pins must be connected only to the EZ-ICE
connector in the target system. T hese pins have no function
except during emulation, and do not require pull-up or pull-
down resistors. T he traces for these signals between the ADSP-
2181 and the connector must be kept as short as possible, no
longer than three inches.
T he BGH pin is asserted when the ADSP-2181 is ready to
execute an instruction, but is stopped because the external bus
is already granted to another device. T he other device can re-
lease the bus by deasserting bus request. Once the bus is re-
leased, the ADSP-2181 deasserts BG and BGH and executes
the external memory access.
T he following pins are also used by the EZ-ICE:
Flag I/O P ins
BR
BG
T he ADSP-2181 has eight general purpose programmable in-
put/output flag pins. T hey are controlled by two memory
mapped registers. T he PFT YPE register determines the direc-
tion, 1 = output and 0 = input. T he PFDAT A register is used to
read and write the values on the pins. Data being read from a
pin configured as an input is synchronized to the ADSP-2181’s
clock. Bits that are programmed as outputs will read the value
being output. T he PF pins default to input during reset.
GND
RESET
T he EZ-ICE uses the EE (emulator enable) signal to take con-
trol of the ADSP-2181 in the target system. T his causes the
processor to use its ERESET, EBR and EBG pins instead of the
RESET, BR and BG pins. T he BG output is three-stated.
T hese signals do not need to be jumper-isolated in your system.
T he EZ-ICE connects to the target system via a ribbon cable
and a 14-pin female plug. T he ribbon cable is 10 inches in
length with one end fixed to the EZ-ICE. T he female plug is
plugged onto the 14-pin connector (a pin strip header) on the
target board.
In addition to the programmable flags, the ADSP-2181 has
five fixed-mode flags, FLAG_IN, FLAG_OUT , FL0, FL1 and
FL2. FL0-FL2 are dedicated output flags. FLAG_IN and
FLAG_OUT are available as an alternate configuration of
SPORT 1.
Tar get Boar d Connector for EZ-ICE P r obe
T he EZ-ICE connector (a standard pin strip header) is shown in
Figure 7. You must add this connector to your target board
design if you intend to use the EZ-ICE. Be sure to allow enough
room in your system to fit the EZ-ICE probe onto the 14-pin
connector.
INSTRUCTIO N SET D ESCRIP TIO N
T he ADSP-2181 assembly language instruction set has an
algebraic syntax that was designed for ease of coding and read-
ability. T he assembly language, which takes full advantage of the
processor’s unique architecture, offers the following benefits:
• T he algebraic syntax eliminates the need to remember cryptic
assembler mnemonics. For example, a typical arithmetic add
instruction, such as AR = AX0 + AY0, resembles a simple
equation.
1
3
2
4
GND
BG
EBG
BR
• Every instruction assembles into a single, 24-bit word that can
execute in a single instruction cycle.
5
6
EBR
EINT
ELIN
ECLK
EMS
ERESET
7
8
• T he syntax is a superset ADSP-2100 Family assembly lan-
guage and is completely source and object code compatible
with other family members. Programs may need to be relo-
cated to utilize on-chip memory and conform to the ADSP-
2181’s interrupt vector and reset vector map.
KEY (NO PIN)
9
10
12
14
ELOUT
EE
11
13
• Sixteen condition codes are available. For conditional jump,
call, return or arithmetic instructions, the condition can be
checked and the operation executed in the same instruction
cycle.
RESET
TOP VIEW
Figure 7. Target Board Connector for EZ-ICE
REV. D
–10–
ADI [ ADI ]
