欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADM1025ARQ 参数 Datasheet PDF下载

ADM1025ARQ图片预览
型号: ADM1025ARQ
PDF下载: 下载PDF文件 查看货源
内容描述: 低价PC硬件监控ASIC [Low-Cost PC Hardware Monitor ASIC]
分类和应用: 光电二极管监控输入元件PC
文件页数/大小: 16 页 / 164 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADM1025ARQ的Datasheet PDF文件第1页浏览型号ADM1025ARQ的Datasheet PDF文件第2页浏览型号ADM1025ARQ的Datasheet PDF文件第4页浏览型号ADM1025ARQ的Datasheet PDF文件第5页浏览型号ADM1025ARQ的Datasheet PDF文件第6页浏览型号ADM1025ARQ的Datasheet PDF文件第7页浏览型号ADM1025ARQ的Datasheet PDF文件第8页浏览型号ADM1025ARQ的Datasheet PDF文件第9页  
ADM1025/ADM1025A
ABSOLUTE MAXIMUM RATINGS*
Positive Supply Voltage (V
CC
) . . . . . . . . . . . . . . . . . . . . . 6.5 V
Voltage on 12 V V
IN
Pin . . . . . . . . . . . . . . . . . . . . . . . . . 20 V
Voltage on Any Input or Output Pin . . . . . . . . . –0.3 V to +6.5 V
Input Current at Any Pin . . . . . . . . . . . . . . . . . . . . . . .
±
5 mA
Package Input Current . . . . . . . . . . . . . . . . . . . . . . .
±
20 mA
Maximum Junction Temperature (T
J
max) . . . . . . . . . . 150°C
Storage Temperature Range . . . . . . . . . . . . –65°C to +150°C
Lead Temperature, Soldering
Vapor Phase 60 sec . . . . . . . . . . . . . . . . . . . . . . . . . . . 215°C
Infrared 15 sec . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200°C
ESD Rating All Pins . . . . . . . . . . . . . . . . . . . . . . . . . . 2000 V
*Stresses
above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
THERMAL CHARACTERISTICS
16-Lead QSOP Package:
θ
JA
= 105°C/W
θ
JC
= 39°C/W
ORDERING GUIDE
Model
ADM1025ARQ
ADM1025AARQ
Temperature
Range
0°C to 100°C
0°C to 100°C
Package
Description
16-Lead QSOP
16-Lead QSOP
Package
Option
RQ-16
RQ-16
Option
Integrated 100
kΩ
VID Pull-Ups
Open-Drain VID Inputs
t
LOW
SCL
t
R
t
F
t
HD:STA
t
HD:STA
SDA
t
HD:DAT
t
HIGH
t
SU:DAT
t
SU:STA
t
HD:STO
t
BUF
P
S
S
P
Figure 1. Diagram for Serial Bus Timing
REV. A
–3–