欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9959BCPZ-REEL7 参数 Datasheet PDF下载

AD9959BCPZ-REEL7图片预览
型号: AD9959BCPZ-REEL7
PDF下载: 下载PDF文件 查看货源
内容描述: [4 Channel 500 MSPS DDS with 10-bit DACs]
分类和应用: 时钟数据分配系统外围集成电路
文件页数/大小: 46 页 / 692 K
品牌: ADI [ ADI ]
 浏览型号AD9959BCPZ-REEL7的Datasheet PDF文件第2页浏览型号AD9959BCPZ-REEL7的Datasheet PDF文件第3页浏览型号AD9959BCPZ-REEL7的Datasheet PDF文件第4页浏览型号AD9959BCPZ-REEL7的Datasheet PDF文件第5页浏览型号AD9959BCPZ-REEL7的Datasheet PDF文件第7页浏览型号AD9959BCPZ-REEL7的Datasheet PDF文件第8页浏览型号AD9959BCPZ-REEL7的Datasheet PDF文件第9页浏览型号AD9959BCPZ-REEL7的Datasheet PDF文件第10页  
AD9959  
SPECIFICATIONS  
AVDD and DVDD = 1.8 V 5ꢀ% DVDD_I/O = 3.3 V 5ꢀ% T = 25°C% RSET = 1.91 kΩ% external reference clock frequency = 500 MSPS  
(REFCLK multiplier bypassed), unless otherwise noted.  
Table 1.  
Parameter  
Min  
Typ  
Max  
Unit  
Test Conditions/Comments  
REFERENCE CLOCK INPUT CHARACTERISTICS  
Frequency Range  
See Figure 34 and Figure 35  
REFCLK Multiplier Bypassed  
REFCLK Multiplier Enabled  
Internal VCO Output Frequency Range  
VCO Gain Control Bit Set High1  
VCO Gain Control Bit Set Low1  
Crystal REFCLK Source Range  
Input Level  
Input Voltage Bias Level  
Input Capacitance  
Input Impedance  
1
10  
500  
125  
MHz  
MHz  
255  
100  
20  
500  
160  
30  
MHz  
MHz  
MHz  
mV  
V
200  
1000  
Measured at each pin (single-ended)  
1.15  
2
1500  
pF  
Ω
Duty Cycle with REFCLK Multiplier Bypassed  
Duty Cycle with REFCLK Multiplier Enabled  
CLK Mode Select (Pin 24) Logic 1 Voltage  
CLK Mode Select (Pin 24) Logic 0 Voltage  
DAC OUTPUT CHARACTERISTICS  
Resolution  
45  
35  
1.25  
55  
65  
1.8  
0.5  
%
%
V
V
1.8 V digital input logic  
1.8 V digital input logic  
Must be referenced to AVDD  
10  
10  
+10  
+2.5  
25  
Bits  
mA  
%FS  
%
μA  
LSB  
LSB  
pF  
Full-Scale Output Current  
Gain Error  
1.25  
10  
Channel-to-Channel Output Amplitude Matching Error −2.5  
Output Current Offset  
Differential Nonlinearity  
Integral Nonlinearity  
Output Capacitance  
1
0.5  
1.0  
3
Voltage Compliance Range  
Channel-to-Channel Isolation  
AVDD − 0.50  
65  
AVDD + 0.50  
V
dB  
DAC supplies tied together  
(see Figure 19)  
WIDEBAND SFDR  
The frequency range for wideband  
SFDR is defined as dc to Nyquist  
1 MHz to 20 MHz Analog Output  
20 MHz to 60 MHz Analog Output  
60 MHz to 100 MHz Analog Output  
100 MHz to 150 MHz Analog Output  
150 MHz to 200 MHz Analog Output  
NARROW-BAND SFDR  
dBc  
dBc  
dBc  
dBc  
dBc  
65  
62  
59  
56  
53  
1.1 MHz Analog Output ( 10 kHz)  
1.1 MHz Analog Output ( 50 kHz)  
1.1 MHz Analog Output ( 250 kHz)  
1.1 MHz Analog Output ( 1 MHz)  
15.1 MHz Analog Output ( 10 kHz)  
15.1 MHz Analog Output ( 50 kHz)  
15.1 MHz Analog Output ( 250 kHz)  
15.1 MHz Analog Output ( 1 MHz)  
40.1 MHz Analog Output ( 10 kHz)  
40.1 MHz Analog Output ( 50 kHz)  
40.1 MHz Analog Output ( 250 kHz)  
40.1 MHz Analog Output ( 1 MHz)  
75.1 MHz Analog Output ( 10 kHz)  
dBc  
dBc  
dBc  
dBc  
dBc  
dBc  
dBc  
dBc  
dBc  
dBc  
dBc  
dBc  
dBc  
90  
88  
86  
85  
90  
87  
85  
83  
90  
87  
84  
−82  
−87  
Rev. B | Page 4 of 44