a
FEATURES
+5 V Power Supply
50 MHz Speed
On-Chip SINE Look-Up Table
On-Chip 10-Bit DAC
Parallel Loading
Power-Down Option
72 dB SFDR
250 mW Power Consumption
48-Pin TQFP
APPLICATIONS
DDS Tuning
Digital Demodulation
GENERAL DESCRIPTION
CMOS
Complete DDS
AD9830
This DDS device is a numerically controlled oscillator em-
ploying a phase accumulator, a sine look-up table and a
10-bit D/A converter integrated on a single CMOS chip.
Modulation capabilities are provided for phase modulation
and frequency modulation.
Clock rates up to 50 MHz are supported. Frequency accu-
racy can be controlled to one part in 4 billion. Modulation
is effected by loading registers through the parallel micro-
processor interface.
A power-down pin allows external control of a power-down
mode. The part is available in a 48-pin TQFP package.
FUNCTIONAL BLOCK DIAGRAM
DVDD DGND
AVDD AGND REFOUT
FS ADJUST
REFIN
MCLK
FSELECT
ON-BOARD
REFERENCE
FULL SCALE
CONTROL
COMP
FREQ0 REG
MUX
FREQ1 REG
PHASE
ACCUMULATOR
(32-BIT)
Σ
12
SIN
ROM
IOUT
10-BIT DAC
IOUT
PHASE0 REG
PHASE1 REG
PHASE2 REG
PHASE3 REG
MUX
AD9830
SLEEP
PARALLEL REGISTER
TRANSFER CONTROL
RESET
MPU INTERFACE
D0
D15
WR
A0
A1
A2
PSEL0
PSEL1
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
© Analog Devices, Inc., 1996
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703