欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9713BAP 参数 Datasheet PDF下载

AD9713BAP图片预览
型号: AD9713BAP
PDF下载: 下载PDF文件 查看货源
内容描述: 12位, 100 MSPS D / A转换器 [12-Bit, 100 MSPS D/A Converters]
分类和应用: 转换器
文件页数/大小: 12 页 / 333 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD9713BAP的Datasheet PDF文件第2页浏览型号AD9713BAP的Datasheet PDF文件第3页浏览型号AD9713BAP的Datasheet PDF文件第4页浏览型号AD9713BAP的Datasheet PDF文件第5页浏览型号AD9713BAP的Datasheet PDF文件第7页浏览型号AD9713BAP的Datasheet PDF文件第8页浏览型号AD9713BAP的Datasheet PDF文件第9页浏览型号AD9713BAP的Datasheet PDF文件第10页  
AD9712B/AD9713B
Full-scale output current is determined by CONTROL AMP
IN and R
SET
according to the equation:
I
OUT
(FS)
=
(CONTROL
AMP IN/R
SET
)
×
128
The internal reference is nominally –1.18 V with a tolerance of
±
3.5% and typical drift over temperature of 50 ppm/°C. If
greater accuracy or better temperature stability is required, an
external reference can be utilized. The AD589 reference shown
in Figure 1 features
±
10 ppm/°C drift over temperatures from
0°C to +70°C.
The REFERENCE IN pin can also be driven directly for wider
bandwidth multiplying operation. The analog signal for this
mode of operation must have a signal swing in the range of
–3.75 V to –4.25 V. This can be implemented by capacitively
coupling into REFERENCE IN a signal with a dc bias of –3.75 V
to –4.25 V, as shown in Figure 3; or by driving REFERENCE
IN with a low impedance op amp whose signal swing is limited
to the stated range.
Outputs
+
AD589
AD9712B
AD9713B
As indicated earlier, D
1
–D
4
(four MSBs) are decoded and drive
15 discrete current sinks. D5 and D6 are binarily weighted; and
D
7
–D
12
are applied to the R-2R network. This segmented archi-
tecture reduces frequency domain errors due to glitch impulse.
AD9712B
AD9713B
REFERENCE
IN
17
19
CONTROL
AMP IN
R
1
~11k
~
–4V
–V
S
Figure 1. Use of AD589 as External Reference
–V
S
–V
S
Two modes of multiplying operation are possible with the
AD9712B/AD9713B. Signals with small signal bandwidths up
to 300 kHz and input swings of 100 mV, or dc signals from
–0.6 V to –1.2 V can be applied to the CONTROL AMP input
as shown in Figure 2. Because the control amplifier is internally
compensated, the 0.1
µF
capacitor at Pin 17 can be reduced to
0.01
µF
to maximize the multiplying bandwidth. However, it
should be noted that settling time for changes to the digital in-
puts will be degraded.
R
SET
24 R
SET
Figure 3. Wideband Multiplying Circuit
The Switch Network provides complementary current outputs
I
OUT
and I
OUT
. These current outputs are based on statistical
current source matching which provides 12-bit linearity without
trim. Current is steered to either I
OUT
or I
OUT
in proportion to
the digital input code. The sum of the two currents is always
equal to the full-scale output current minus one LSB.
The current output can be converted to a voltage by resistive
loading as shown in Figure 4. Both I
OUT
and I
OUT
should be
loaded equally for best overall performance. The voltage which
is developed is the product of the output current and the value
of the load resistor.
–0.6V TO –1.2V
300 kHz MAX
R
T
19
CONTROL
AMP IN
AD9712B
AD9713B
18 CONTROL
AMP OUT
18
17
REFERENCE
IN
Figure 2. Low Frequency Multiplying Circuit
–6–
REV. B