欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9708AR 参数 Datasheet PDF下载

AD9708AR图片预览
型号: AD9708AR
PDF下载: 下载PDF文件 查看货源
内容描述: 8位, 100 MSPS TxDAC系列D / A转换器 [8-Bit, 100 MSPS TxDAC D/A Converter]
分类和应用: 转换器
文件页数/大小: 16 页 / 249 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD9708AR的Datasheet PDF文件第1页浏览型号AD9708AR的Datasheet PDF文件第2页浏览型号AD9708AR的Datasheet PDF文件第4页浏览型号AD9708AR的Datasheet PDF文件第5页浏览型号AD9708AR的Datasheet PDF文件第6页浏览型号AD9708AR的Datasheet PDF文件第7页浏览型号AD9708AR的Datasheet PDF文件第8页浏览型号AD9708AR的Datasheet PDF文件第9页  
AD9708
DYNAMIC SPECIFICATIONS
P
arameter
DYNAMIC PERFORMANCE
Maximum Output Update Rate (f
CLOCK
)
Output Settling Time (t
ST
) (to 0.1%)
1
Output Propagation Delay (t
PD
)
Glitch Impulse
Output Rise Time (10% to 90%)
1
Output Fall Time (10% to 90%)
1
Output Noise (I
OUTFS
= 20 mA)
Output Noise (I
OUTFS
= 2 mA)
AC LINEARITY TO NYQUIST
Signal-to-Noise and Distortion Ratio
f
CLOCK
= 10 MSPS; f
OUT
= 1.00 MHz
f
CLOCK
= 50 MSPS; f
OUT
= 1.00 MHz
f
CLOCK
= 50 MSPS; f
OUT
= 12.51 MHz
f
CLOCK
= 100 MSPS; f
OUT
= 5.01 MHz
f
CLOCK
= 100 MSPS; f
OUT
= 25.01 MHz
Total Harmonic Distortion
f
CLOCK
= 10 MSPS; f
OUT
= 1.00 MHz
f
CLOCK
= 50 MSPS; f
OUT
= 1.00 MHz
f
CLOCK
= 50 MSPS; f
OUT
= 12.51 MHz
f
CLOCK
= 100 MSPS; f
OUT
= 5.01 MHz
f
CLOCK
= 100 MSPS; f
OUT
= 25.01 MHz
Spurious-Free Dynamic Range to Nyquist
f
CLOCK
= 10 MSPS; f
OUT
= 1.00 MHz
f
CLOCK
= 50 MSPS; f
OUT
= 1.00 MHz
f
CLOCK
= 50 MSPS; f
OUT
= 12.51 MHz
f
CLOCK
= 100 MSPS; f
OUT
= 5.01 MHz
f
CLOCK
= 100 MSPS; f
OUT
= 25.01 MHz
NOTES
1
Measured single ended into 50
load.
Specifications subject to change without notice.
(T
MIN
to T
MAX
, AVDD = +5 V, DVDD = +5 V, I
OUTFS
= 20 mA, Single-Ended Output, IOUTA, 50
Terminated, unless otherwise noted)
Min
100
Typ
125
35
1
5
2.5
2.5
50
30
Max
Doubly
Units
MSPS
ns
ns
pV-s
ns
ns
pA/√Hz
pA/√Hz
50
50
48
50
45
–67
–67
–59
–64
–48
62
68
68
63
67
50
–62
dB
dB
dB
dB
dB
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
DIGITAL SPECIFICATIONS
(T
P
arameter
DIGITAL INPUTS
Logic “1” Voltage @ DVDD = +5 V
Logic “1” Voltage @ DVDD = +3 V
Logic “0” Voltage @ DVDD = +5 V
Logic “0” Voltage @ DVDD = +3 V
Logic “1” Current
Logic “0” Current
Input Capacitance
Input Setup Time (t
S
)
Input Hold Time (t
H
)
Latch Pulsewidth (t
LPW
)
Specifications subject to change without notice.
MIN
to T
MAX
, AVDD = +5 V, DVDD = +5 V, I
OUTFS
= 20 mA unless otherwise noted)
Min
3.5
2.1
–10
–10
5
2.0
1.5
Typ
5
3
0
0
Max
Units
V
V
V
V
µA
µA
pF
ns
ns
1.3
0.9
+10
+10
3.5
ns
DB0–DB7
t
S
CLOCK
t
H
t
LPW
t
PD
t
ST
0.1%
0.1%
IOUTA
OR
IOUTB
Figure 1. Timing Diagram
REV. B
–3–