欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9513BCPZ-REEL7 参数 Datasheet PDF下载

AD9513BCPZ-REEL7图片预览
型号: AD9513BCPZ-REEL7
PDF下载: 下载PDF文件 查看货源
内容描述: 800 MHz的时钟分配IC ,分频器,延迟调整,三路输出 [800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs]
分类和应用: 时钟驱动器逻辑集成电路
文件页数/大小: 28 页 / 608 K
品牌: ADI [ ADI ]
 浏览型号AD9513BCPZ-REEL7的Datasheet PDF文件第9页浏览型号AD9513BCPZ-REEL7的Datasheet PDF文件第10页浏览型号AD9513BCPZ-REEL7的Datasheet PDF文件第11页浏览型号AD9513BCPZ-REEL7的Datasheet PDF文件第12页浏览型号AD9513BCPZ-REEL7的Datasheet PDF文件第14页浏览型号AD9513BCPZ-REEL7的Datasheet PDF文件第15页浏览型号AD9513BCPZ-REEL7的Datasheet PDF文件第16页浏览型号AD9513BCPZ-REEL7的Datasheet PDF文件第17页  
AD9513  
TERMINOLOGY  
Phase Jitter and Phase Noise  
Time Jitter  
An ideal sine wave can be thought of as having a continuous  
and even progression of phase with time from 0 to 360 degrees  
for each cycle. Actual signals, however, display a certain amount  
of variation from ideal phase progression over time. This  
phenomenon is called phase jitter. Although there are many  
causes that can contribute to phase jitter, one major component  
is due to random noise that is characterized statistically as being  
Gaussian (normal) in distribution.  
Phase noise is a frequency domain phenomenon. In the  
time domain, the same effect is exhibited as time jitter. When  
observing a sine wave, the time of successive zero crossings is  
seen to vary. For a square wave, the time jitter is seen as a  
displacement of the edges from their ideal (regular) times of  
occurrence. In both cases, the variations in timing from the  
ideal are the time jitter. Since these variations are random in  
nature, the time jitter is specified in units of seconds root mean  
square (rms) or 1 sigma of the Gaussian distribution.  
This phase jitter leads to a spreading out of the energy of the  
sine wave in the frequency domain, producing a continuous  
power spectrum. This power spectrum is usually reported as a  
series of values whose units are dBc/Hz at a given offset in  
frequency from the sine wave (carrier). The value is a ratio  
(expressed in dB) of the power contained within a 1 Hz  
bandwidth with respect to the power at the carrier frequency.  
For each measurement, the offset from the carrier frequency is  
also given.  
Time jitter that occurs on a sampling clock for a DAC or an  
ADC decreases the SNR and dynamic range of the converter.  
A sampling clock with the lowest possible jitter provides the  
highest performance from a given converter.  
Additive Phase Noise  
It is the amount of phase noise that is attributable to the device  
or subsystem being measured. The phase noise of any external  
oscillators or clock sources has been subtracted. This makes it  
possible to predict the degree to which the device as the total  
system phase noise when used in conjunction with the various  
oscillators and clock sources, each of which contribute their  
own phase noise to the total. In many cases, the phase noise of  
one element dominates the system phase noise.  
It is also meaningful to integrate the total power contained  
within some interval of offset frequencies (for example, 10 kHz  
to 10 MHz). This is called the integrated phase noise over that  
frequency offset interval and can be readily related to the time  
jitter due to the phase noise within that offset frequency  
interval.  
Additive Time Jitter  
Phase noise has a detrimental effect on the performance of  
ADCs, DACs, and RF mixers. It lowers the achievable dynamic  
range of the converters and mixers, although they are affected  
in somewhat different ways.  
It is the amount of time jitter that is attributable to the device  
or subsystem being measured. The time jitter of any external  
oscillators or clock sources has been subtracted. This makes it  
possible to predict the degree to which the device will affect the  
total system time jitter when used in conjunction with the  
various oscillators and clock sources, each of which contribute  
their own time jitter to the total. In many cases, the time jitter of  
the external oscillators and clock sources dominates the system  
time jitter.  
Rev. 0 | Page 13 of 28