欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9201ARS 参数 Datasheet PDF下载

AD9201ARS图片预览
型号: AD9201ARS
PDF下载: 下载PDF文件 查看货源
内容描述: 双通道, 20 MHz的10位分辨率的CMOS ADC [Dual Channel, 20 MHz 10-Bit Resolution CMOS ADC]
分类和应用:
文件页数/大小: 20 页 / 434 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD9201ARS的Datasheet PDF文件第5页浏览型号AD9201ARS的Datasheet PDF文件第6页浏览型号AD9201ARS的Datasheet PDF文件第7页浏览型号AD9201ARS的Datasheet PDF文件第8页浏览型号AD9201ARS的Datasheet PDF文件第10页浏览型号AD9201ARS的Datasheet PDF文件第11页浏览型号AD9201ARS的Datasheet PDF文件第12页浏览型号AD9201ARS的Datasheet PDF文件第13页  
AD9201
The AD9201 can accommodate a variety of input spans be-
tween 1 V and 2 V. For spans of less than 1 V, expect a propor-
tionate degradation in SNR . Use of a 2 V span will provide the
best noise performance. 1 V spans will provide lower distortion
when using a 3 V analog supply. Users wishing to run with
larger full-scales are encouraged to use a 5 V analog supply
(AVDD).
Single-Ended Inputs:
For single-ended input signals, the
signal is applied to one input pin and the other input pin is tied
to a midscale voltage. This midscale voltage defines the center
of the full-scale span for the input signal.
EXAMPLE: For a single-ended input range from 0 V to 1 V
applied to IINA, we would configure the converter for a 1 V
reference (See Figure 17) and apply 0.5 V to IINB.
1V
0V
INPUT
MIDSCALE
VOLTAGE
= 0.5V
IINA
I OR QREFT
0.1 F
IINB
10 F
5k
VREF
REFSENSE
COMMON
MODE
VOLTAGE
10 F
0.1 F
0.1 F
I OR QREFB
0.1 F
IINA
R1
IINB
QINB
0.1 F
0.1 F
VREF
I OR QREFB
REFSENSE
0.1 F
10 F
QINA
R2
10 F
0.1 F
AC Coupled Inputs
If the signal of interest has no dc component, ac coupling can be
easily used to define an optimum bias point. Figure 18 illus-
trates one recommended configuration. The voltage chosen for
the dc bias point (in this case the 1 V reference) is applied to
both IINA and IINB pins through 1 kΩ resistors (R1 and R2).
IINA is coupled to the input signal through Capacitor C1, while
IINB is decoupled to ground through Capacitor C2 and C3.
Transformer Coupled Inputs
Another option for input ac coupling is to use a transformer.
This not only provides dc rejection, but also allows truly differ-
ential drive of the AD9201’s analog inputs, which will provide
the optimal distortion performance. Figure 19 shows a recom-
mended transformer input drive configuration. Resistors R1 and
R2 define the termination impedance of the transformer coupling.
The center tap of the transformer secondary is tied to the com-
mon-mode reference, establishing the dc bias point for the ana-
log inputs.
AD9201
5k
AD9201
I OR QREFT
0.1 F
10 F
Figure 17. Example Configuration for 0 V–1 V Single-
Ended Input Signal
Note that since the inputs are high impedance, this reference
level can easily be generated with an external resistive divider
with large resistance values (to minimize power dissipation). A
decoupling capacitor is recommended on this input to minimize
the high frequency noise-coupling onto this pin. Decoupling
should occur close to the ADC.
Differential Inputs
Figure 19. Example Configuration for Transformer
Coupled Inputs
Use of differential input signals can provide greater flexibility in
input ranges and bias points, as well as offering improvements in
distortion performance, particularly for high frequency input
signals. Users with differential input signals will probably want
to take advantage of the differential input structure.
1.5V
0.1 F
ANALOG
INPUT
C1
0.5V
IINA
R1
1k
C3
0.1 F
IINB
REFB
0.1 F
REFT
0.1 F
10 F
Crosstalk:
The internal layout of the AD9201, as well as its
pinout, was configured to minimize the crosstalk between the
two input signals. Users wishing to minimize high frequency
crosstalk should take care to provide the best possible decoupling
for input pins (see Figure 20). R and C values will make a pole
dependant on antialiasing requirements. Decoupling is also
required on reference pins and power supplies (see Figure 21).
IINA
QINA
AD9201
IINB
QINB
Figure 20. Input Loading
V ANALOG
AVDD
10 F
0.1 F
DVDD
0.1 F
10 F
V DIGITAL
C2
1.0 F
AD9201
VREF
REFSENSE
AD9201
I OR QREFT
Figure 18. Example Configuration for 0.5 V–1.5 V ac
Coupled Single-Ended Inputs
0.1 F
I OR QREFB
10 F
0.1 F
0.1 F
Figure 21. Reference and Power Supply Decoupling
REV. D
–9–