欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD8130ARZ 参数 Datasheet PDF下载

AD8130ARZ图片预览
型号: AD8130ARZ
PDF下载: 下载PDF文件 查看货源
内容描述: 低成本的270 MHz差分接收器放大器 [Low Cost 270 MHz Differential Receiver Amplifiers]
分类和应用: 模拟IC信号电路放大器光电二极管PC
文件页数/大小: 40 页 / 634 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD8130ARZ的Datasheet PDF文件第31页浏览型号AD8130ARZ的Datasheet PDF文件第32页浏览型号AD8130ARZ的Datasheet PDF文件第33页浏览型号AD8130ARZ的Datasheet PDF文件第34页浏览型号AD8130ARZ的Datasheet PDF文件第36页浏览型号AD8130ARZ的Datasheet PDF文件第37页浏览型号AD8130ARZ的Datasheet PDF文件第38页浏览型号AD8130ARZ的Datasheet PDF文件第39页  
AD8129/AD8130
One way to accomplish this is to drive both REF and R
G
with
the desired offset signal (see Figure 139). Superposition can be
used to solve this circuit. First, break the connection between
V
OFFSET
and R
G
. With R
G
grounded, the gain from Pin 4 to V
OUT
is 1 + R
F
/R
G
. With Pin 4 grounded, the gain though R
G
to V
OUT
is −R
F
/R
G
. The sum of these is 1. If V
REF
is delivered from a low
impedance source, this works fine. However, if the delivered
offset voltage is derived from a high impedance source, such as
a voltage divider, its impedance affects the gain equation. This
makes the circuit more complicated because it creates an
interaction between the gain and offset voltage.
+V
+V
AD8130
0.1
μ
F
3
7
10
μ
F
V
IN
1
8
+
PD
+V
S
6
4
5
+
–V
S
2
V
OUT
–V
0.1
μ
F
Figure 141. Gain-of-2 Connections with No Resistors
0.1
μ
F
10
μ
F
AD8129/
AD8130
3
7
SUMMER
A general summing circuit can be made by the previous
technique. A unity-gain configured AD8130 has one signal
applied to +IN, while the other signal is applied to REF. The
output is the sum of the two input signals (see Figure 142).
+V
V
IN
V
OFFSET
R
G
1
8
+
PD
+V
S
6
4
5
+
–V
S
2
V
OUT
=
V
IN
×
(1 + R
F
/R
G
) + V
OFFSET
R
F
–V
0.1
μ
F
02464-140
10
μ
F
AD8130
3
7
0.1
μ
F
+
PD
+V
S
6
10
μ
F
Figure 139. In this Circuit, V
OFFSET
Appears at the Output with Unity Gain. This
Circuit Works Well if the V
OFFSET
Source Impedance Is Low.
V1
1
8
V2
4
5
V
OUT
= V1 + V2
+
–V
S
2
A way around this is to apply the offset voltage to a voltage
divider whose attenuation factor matches the gain of the
amplifier and then apply this voltage to the high impedance
REF input. This circuit first divides the desired offset voltage
by the gain, and the amplifier multiplies it back up to unity (see
+V
0.1
μ
F
–V
10
μ
F
Figure 142. A Summing Circuit that is Noninverting
with High Input Impedance
AD8129/
AD8130
3
7
0.1
μ
F
1
8
10
μ
F
V
IN
V
OFFSET
R
F
R
G
+
PD
+V
S
6
4
5
+
–V
S
2
V
OUT
=
V
IN
×
(1 + R
F
/R
G
) + V
OFFSET
This circuit offers several advantages over a conventional op
amp inverting summing circuit. First, the inputs are both high
impedance and the circuit is noninverting. It would require
significant additional circuitry to make an op amp summing
circuit that has high input impedance and is noninverting.
Another advantage is that the AD8130 circuit still preserves the
full bandwidth of the part. In a conventional summing circuit,
the noise gain is increased for each additional input, so the
bandwidth response decreases accordingly. By this technique,
four signals can be summed by applying them to two AD8130s
and then summing the two outputs by a third AD8130.
R
G
R
F
–V
0.1
μ
F
Figure 140. Adding an Attenuator at the Offset Input Causes It to Appear at
the Output with Unity Gain.
02464-141
10
μ
F
RESISTORLESS GAIN OF 2
The voltage applied to the REF input (Pin 4) can also be a high
bandwidth signal. If a unity-gain AD8130 has both +IN and
REF driven with the same signal, there is unity gain from V
IN
and unity gain from V
REF
. Thus, the circuit has a gain of 2 and
requires no resistors (see Figure 141).
CABLE-TAP AMPLIFIER
It is often desirable to have a video signal drive several pieces of
equipment. However, the cable should only be terminated once at
its endpoint; therefore, it is not appropriate to have a termination
at each device. A loop-through connection allows a device to tap
the video signal while not disturbing it by any excessive loading.
Rev. C | Page 35 of 40
02464-143
02464-142
10
μ
F