欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD7528LR 参数 Datasheet PDF下载

AD7528LR图片预览
型号: AD7528LR
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS双8位缓冲乘法DAC [CMOS Dual 8-Bit Buffered Multiplying DAC]
分类和应用:
文件页数/大小: 8 页 / 191 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD7528LR的Datasheet PDF文件第1页浏览型号AD7528LR的Datasheet PDF文件第2页浏览型号AD7528LR的Datasheet PDF文件第4页浏览型号AD7528LR的Datasheet PDF文件第5页浏览型号AD7528LR的Datasheet PDF文件第6页浏览型号AD7528LR的Datasheet PDF文件第7页浏览型号AD7528LR的Datasheet PDF文件第8页  
AD7528
V
DD
= +5 V
Parameter
CHANNEL-TO-CHANNEL ISOLATION
V
REF
A to OUT B
V
REF
B to OUT A
DIGITAL CROSSTALK
HARMONIC DISTORTlON
All
All
Version
All
1
V
DD
= +15 V
Test Conditions/Comments
Both DAC Latches Loaded with 11111111.
V
REF
A = 20 V p-p Sine Wave @ 100 kHz
V
REF
B = 0 V see Figure 6.
V
REF
A = 20 V p-p Sine Wave @ 100 kHz
V
REF
A = 0 V see Figure 6.
Measured for Code Transition 00000000 to
11111111
V
IN
= 6 V rms @ 1 kHz
T
A
= +25°C
–77
–77
30
–85
T
MIN
, T
MAX
T
A
= +25°C T
MIN
, T
MAX
Units
–77
–77
60
–85
dB typ
dB typ
nV sec typ
dB typ
NOTES
1
Temperature Ranges are J, K, L Versions: –40°C to +85°C
A, B, C Versions: –40°C to +85°C
S, T, U Versions: –55°C to +125°C
2
Specifications applies to both DACs in AD7528.
3
Guaranteed by design but not production tested.
4
Logic inputs are MOS Gates. Typical input current (+25°C) is less than 1 nA.
5
These characteristics are for design guidance only and are not subject to test.
6
Feedthrough can be further reduced by connecting the metal lid on the ceramic package
(suffix D) to DGND.
Specifications subject to change without notice.
AD7528, ideal maximum output is V
REF
– 1 LSB. Gain error of
both DACs is adjustable to zero with external resistance.
Output Capacitance
Capacitance from OUT A or OUT B to AGND.
Digital to Analog Glitch lmpulse
ABSOLUTE MAXIMUM RATINGS
(T
A
= +25°C unless otherwise noted)
V
DD
to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V, +17 V
V
DD
to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V, +17 V
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . V
DD
+ 0.3 V
DGND to AGND . . . . . . . . . . . . . . . . . . . . . . . . V
DD
+ 0.3 V
Digital Input Voltage to DGND . . . . . . . –0.3 V, V
DD
+ 0.3 V
V
PIN2
, V
PIN20
to AGND . . . . . . . . . . . . . . –0.3 V, V
DD
+ 0.3 V
V
REF
A, V
REF
B to AGND . . . . . . . . . . . . . . . . . . . . . . .
±
25 V
V
RFB
A, V
RFB
B to AGND . . . . . . . . . . . . . . . . . . . . . . .
±
25 V
Power Dissipation (Any Package) to +75°C . . . . . . . 450 mW
Derates above +75°C by . . . . . . . . . . . . . . . . . . . 6 mW/°C
Operating Temperature Range
Commercial (J, K, L) Grades . . . . . . . . . . . –40°C to +85°C
Industrial (A, B, C) Grades . . . . . . . . . . . . –40°C to +85°C
Extended (S, T, U) Grades . . . . . . . . . . . –55°C to +125°C
Storage Temperature . . . . . . . . . . . . . . . . . . –65°C to +150°C
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . . +300°C
CAUTION:
The amount of charge injected from the digital inputs to the
analog output when the inputs change state. This is normally
specified as the area of the glitch in either pA-secs or nV-secs
depending upon whether the glitch is measured as a current or
voltage signal. Glitch impulse is measured with V
REF
A,
V
REF
B = AGND.
Propagation Delay
This is a measure of the internal delays of the circuit and is
defined as the time from a digital input change to the analog
output current reaching 90% of its final value.
Channel-to-Channel Isolation
The proportion of input signal from one DAC’s reference input
which appears at the output of the other DAC, expressed as a
ratio in dB.
Digital Crosstalk
The glitch energy transferred to the output of one converter due
to a change in digital input code to the other converter. Speci-
fied in nV secs.
PIN CONFIGURATIONS
PLCC
OUT A
OUT B
20
1. ESD sensitive device. The digital control inputs are diode
protected; however, permanent damage may occur on uncon-
nected devices subjected to high energy electrostatic fields.
Unused devices must be stored in conductive foam or shunts.
2. Do not insert this device into powered sockets. Remove
power before insertion or removal.
TERMINOLOGY
Relative Accuracy
V
REF
A
4
DGND
5
DAC A/DAC
B
(MSB) DB7
6
7
AGND
R
FB
A
3
2
1
PIN 1
IDENTIFIER
R
FB
B
19
18
17
V
REF
B
V
DD
WR
CS
DB0 (LSB)
AD7528
TOP VIEW
(Not to Scale)
16
15
14
Relative accuracy or endpoint nonlinearity is a measure of the
maximum deviation from a straight line passing through the
endpoints of the DAC transfer function. It is measured after
adjusting for zero and full scale and is normally expressed in
LSBs or as a percentage of full scale reading.
Differential Nonlinearity
DB6
8
9
10
11
12
13
DB5
DB4
DB3
DB2
DB1
DIP, SOIC
AGND
1
OUT A
2
R
FB
A
3
V
REF
A
4
DGND
5
DAC A/DAC
B
6
20
OUT B
19
R
FB
B
18
V
REF
B
17
V
DD
Differential nonlinearity is the difference between the measured
change and the ideal 1 LSB change between any two adjacent
codes. A specified differential nonlinearity of
±
1 LSB max over
the operating temperature range ensures monotonicity.
Gain Error
AD7528
16
WR
TOP VIEW
15
CS
(Not to Scale)
14
DB0 (LSB)
(MSB) DB7
7
DB6
8
DB5
9
DB4
10
13
DB1
12
DB2
11
DB3
Gain error or full-scale error is a measure of the output error
between an ideal DAC and the actual device output. For the
REV. B
–3–