欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD712JN 参数 Datasheet PDF下载

AD712JN图片预览
型号: AD712JN
PDF下载: 下载PDF文件 查看货源
内容描述: 双路精密,低成本,高速BiFET运算放大器 [Dual Precision, Low Cost, High Speed BiFET Op Amp]
分类和应用: 运算放大器
文件页数/大小: 20 页 / 435 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD712JN的Datasheet PDF文件第7页浏览型号AD712JN的Datasheet PDF文件第8页浏览型号AD712JN的Datasheet PDF文件第9页浏览型号AD712JN的Datasheet PDF文件第10页浏览型号AD712JN的Datasheet PDF文件第12页浏览型号AD712JN的Datasheet PDF文件第13页浏览型号AD712JN的Datasheet PDF文件第14页浏览型号AD712JN的Datasheet PDF文件第15页  
AD712
SETTLING TIME
OPTIMIZING SETTLING TIME
Most bipolar high speed digital-to-analog converters (DACs)
have current outputs; therefore, for most applications, an
external op amp is required for a current-to-voltage conversion.
The settling time of the converter/op amp combination depends
on the settling time of the DAC and output amplifier. A good
approximation is
In addition to a significant improvement in settling time, the
low offset voltage, low offset voltage drift, and high open-loop
gain of the AD71x family assure 12-bit accuracy over the full
operating temperature range.
The excellent high speed performance of the AD712 is shown in
the oscilloscope photos in Figure 30 and Figure 31. Measure-
ments were taken using a low input capacitance amplifier
connected directly to the summing junction of the AD712 and
both figures show a worst-case situation: full-scale input
transition. The 4 kΩ [10 kΩ||8 kΩ = 4.4 kΩ] output impedance
of the DAC, together with a 10 kΩ feedback resistor, produce an
op amp noise gain of 3.25. The current output from the DAC
produces a 10 V step at the op amp output (0 to −10 V shown in
Therefore, with an ideal op amp, settling to ±1/2 LSB (±0.01%)
requires that 375 μV or less appears at the summing junction.
This means that the error between the input and output (that
voltage which appears at the AD712 summing junction) must
be less than 375 μV. As shown in Figure 30, the total settling
time for the AD712/AD565A combination is 1.2 microseconds.
t
S
Total
=
(
t
S
DAC
)
2
+
(
t
S
AMP
)
2
The settling time of an op amp DAC buffer varies with the noise
gain of the circuit, the DAC output capacitance, and the amount
of external compensation capacitance across the DAC output
scaling resistor.
Settling time for a bipolar DAC is typically 100 ns to 500 ns.
Previously, conventional op amps have required much longer
settling times than have typical state-of-the-art DACs; therefore,
the amplifier settling time has been the major limitation to a
high speed, voltage output, digital-to-analog function. The
introduction of the AD71x family of op amps with their 1 μs (to
±0.01% of final value) settling time permits the full high speed
capabilities of most modern DACs to be realized.
0.1µF
BIPOLAR
OFFSET ADJUST
REF
OUT
+
10V
REF
IN
19.95kΩ
0.5mA
I
REF
REF
GND
V
CC
R1
100Ω
BIPOLAR
OFF
R2
GAIN 100Ω
ADJUST
20V
SPAN
5kΩ
10V
SPAN
5kΩ
DAC
OUT
AD565A
9.95kΩ
10pF
+15V
0.1µF
DAC
20kΩ
I
OUT
= 4 ×
I
REF
× CODE
I
O
8kΩ
Figure 29. ±10 V Voltage Output Bipolar DAC
Rev. G | Page 11 of 20
00823-029
–V
EE
0.1µF
POWER
GND
MSB
LSB
+
8
1/2
AD712
4
OUTPUT
–10V TO +10V
0.1µF
–15V