欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD652JP-REEL7 参数 Datasheet PDF下载

AD652JP-REEL7图片预览
型号: AD652JP-REEL7
PDF下载: 下载PDF文件 查看货源
内容描述: 单片同步电压频率转换器 [Monolithic Synchronous Voltage-to-Frequency Converter]
分类和应用: 转换器
文件页数/大小: 28 页 / 786 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD652JP-REEL7的Datasheet PDF文件第5页浏览型号AD652JP-REEL7的Datasheet PDF文件第6页浏览型号AD652JP-REEL7的Datasheet PDF文件第7页浏览型号AD652JP-REEL7的Datasheet PDF文件第8页浏览型号AD652JP-REEL7的Datasheet PDF文件第10页浏览型号AD652JP-REEL7的Datasheet PDF文件第11页浏览型号AD652JP-REEL7的Datasheet PDF文件第12页浏览型号AD652JP-REEL7的Datasheet PDF文件第13页  
AD652
SVFC CONNECTION FOR DUAL SUPPLY, POSITIVE
INPUT VOLTAGES
traditional dual supply, positive input mode of operation. The
±V
S
range is from ±6 V to ±18 V. When +V
S
is lower than 9.0 V,
As shown in Figure 8, three additional connections are required
The first connection is to short Pin 13 to Pin 8 (Analog Ground
to −V
S
) and add a pull-up resistor to +V
S
(as shown in
equation:
the AD652 is specified for a 0 V to 10 V input range using the
internal 20 kΩ resistor. If a current input is used, the gain drift is
degraded by a maximum of 100 ppm/°C (the TC of the 20 kΩ
resistor). If an external resistor is connected to Pin 5 to establish
a different input voltage range, drift is induced to the extent that
the external resistor’s TC differs from the TC of the internal
resistor. The external resistor used to establish a different input
voltage range should be selected to provide a full-scale current
of 0.5 mA (i.e., 10 kΩ for 0 V to 5 V).
R
PULLUP
=
2
V
S
5 V
500 µA
SVFC CONNECTIONS FOR NEGATIVE INPUT
VOLTAGES
Voltages that are negative with respect to ground may be used
as the input to the AD652 SVFC. In this case, Pin 7 is grounded
and the input voltage is applied to Pin 6 (see Figure 9). In this
mode, the input voltage can go as low as 4 V above −V
S
. In this
configuration, the input is a high impedance, and only the
20 nA (typical) input bias current of the op amp must be
supplied by the input signal. This is contrasted with the more
usual positive input voltage configuration, which has a 20 kΩ
input impedance and requires 0.5 mA from the signal source.
These connections ensure proper operation of the 5 V reference.
Tie Pin 16 to Pin 6 (as shown in Figure 21) to ensure that the
integrator output ramps down far enough to trip the
comparator.
The CERDIP-packaged AD652 accepts either a 0 V to 10 V or
0 mA to 0.5 mA full-scale input signal. The temperature drift of
+V
S
AD652
1
2
3
4
SYNCHRONOUS
VOLTAGE-TO-
FREQUENCY
CONVERTER
5V
REFERENCE
16
15
14
13
C
INT
5
ANALOG
GND
R
L
5V
DIGITAL
GND
FREQ
OUT
V
IN
+
–V
S
6
ONE
SHOT
20kΩ
1mA
Q
AND
D
CK
12
11
10
7
8
CLOCK
9
+V
S
00798-008
"D"
Q FLOP
Figure 8. Standard V/F Connection for Positive Input Voltage with Dual Supply
+V
S
AD652
1
2
3
4
SYNCHRONOUS
VOLTAGE-TO-
FREQUENCY
CONVERTER
5V
REFERENCE
16
15
14
13
C
INT
5
ANALOG
GND
R
L
5V
DIGITAL
GND
FREQ
OUT
V
IN
+
6
ONE
SHOT
20kΩ
1mA
Q
AND
D
CK
12
11
10
7
8
CLOCK
9
+V
S
00798-009
–V
S
"D"
Q FLOP
Figure 9. Negative Voltage Input
Rev. C | Page 9 of 28