欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACT5880_14 参数 Datasheet PDF下载

ACT5880_14图片预览
型号: ACT5880_14
PDF下载: 下载PDF文件 查看货源
内容描述: [15 Channels Advanced PMU for Smart Phone]
分类和应用:
文件页数/大小: 87 页 / 1327 K
品牌: ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
 浏览型号ACT5880_14的Datasheet PDF文件第14页浏览型号ACT5880_14的Datasheet PDF文件第15页浏览型号ACT5880_14的Datasheet PDF文件第16页浏览型号ACT5880_14的Datasheet PDF文件第17页浏览型号ACT5880_14的Datasheet PDF文件第19页浏览型号ACT5880_14的Datasheet PDF文件第20页浏览型号ACT5880_14的Datasheet PDF文件第21页浏览型号ACT5880_14的Datasheet PDF文件第22页  
ACT5880  
Rev 2, 03-Sep-13  
REGISTER AND BIT DESCRIPTIONS  
DEFAULT  
ADDRESS  
BLOCK  
NAME  
and  
DESCRIPTION  
and BIT  
ACCESS  
Reset Timer Setting. Defines the reset time-out threshold. Reset  
7
TRST  
0
0
W/R time-out is 65ms when value is 1, reset time-out is 260ms when  
value is 0.  
SYSLEV Mode Select. Defines the response to the SYSLEV  
voltage detector, 0: automatic shut down when VVSYS falls below  
the programmed VSYSLEV threshold, 1: Generate an interrupt  
6
nSYSMODE  
W/R  
when VVSYS falls below the programmed VSYSLEV threshold.  
System Voltage Level Interrupt Mask. SYSLEV interrupt is  
W/R  
5
4
nSYSLVMSK  
nSYSSTAT  
0
0
masked by default, set to 1 to unmask this interrupt.  
0x00  
VVSYS Status Indication. Value is 0 when VVSYS > VSYSLEV,  
R
value is 1 when VVSYS < VSYSLEV.  
4 bits to set the threshold of VSYSLEV. SYSLEV[3:0] = 0000 is for  
2.2V. The voltage is linear coded with LSB for 0.1V in the range  
of 2.2V to 3.7V, where LSB is SYSLEV[0]. The hysteresis is  
0.2V in rising.  
3
2
1
0
7
6
SYSLEV[3]  
SYSLEV[2]  
SYSLEV[1]  
SYSLEV[0]  
EVENT1  
0
0
0
0
0
0
W/R  
The setting is effective only when VVSYS > VUVLO  
.
SYS  
For internal use only.  
For internal use only.  
WE/R  
WE/R  
EVENT2  
Write 1 to enable the sleep mode of REG2, 0 to enable the  
normal buck mode operation of REG2.  
5
EVENT4  
0
W/R  
For internal use only.  
4
3
2
1
0
RFU  
0
x
x
x
x
WE/R  
0x01  
4 bits scratch register for the equipment system to use. Data in  
those bits are kept until the VSYS loses.  
SCRATCH[3]  
SCRATCH[2]  
SCRATCH[1]  
SCRATCH[0]  
W/R  
W/R  
Set to 0x80 before setting nWKALM and RAAI.  
Set to 0x08 before setting nWKALM and RAAI.  
0x3C  
0x3D  
[7:0]  
[7:0]  
Note:  
W/R: Write and read accessible. R: Read accessible, writing to the bit does not make change to the volume. WE/R: Write  
and read accessible, write exact what it is before to avoid unexpected behavior. X is uncertain volume.  
www.active-semi.com  
Copyright © 2013 Active-Semi, Inc.  
Active-Semi ConfidentialDo Not Copy or Distribute  
ActivePMUTM and ActivePathTM are trademarks of Active-Semi.  
I2CTM is a trademark of NXP.  
- 18 -  
 复制成功!