欢迎访问ic37.com |
会员登录 免费注册
发布采购

SMS8198 参数 Datasheet PDF下载

SMS8198图片预览
型号: SMS8198
PDF下载: 下载PDF文件 查看货源
内容描述: 飞利浦TriMedia⑩处理器伴侣监控器的16K位2线串行存储器 [Philips TriMedia⑩ Processor Companion Supervisor With a 16K-bit 2-wire Serial Memory]
分类和应用: 存储监控
文件页数/大小: 14 页 / 79 K
品牌: SUMMIT [ SUMMIT MICROELECTRONICS, INC. ]
 浏览型号SMS8198的Datasheet PDF文件第4页浏览型号SMS8198的Datasheet PDF文件第5页浏览型号SMS8198的Datasheet PDF文件第6页浏览型号SMS8198的Datasheet PDF文件第7页浏览型号SMS8198的Datasheet PDF文件第9页浏览型号SMS8198的Datasheet PDF文件第10页浏览型号SMS8198的Datasheet PDF文件第11页浏览型号SMS8198的Datasheet PDF文件第12页  
SMS8198  
Acknowledge Polling  
READ OPERATIONS  
When the SMS8198 is performing an internal WRITE  
operation, it will ignore any new START conditions. Since Read operations are initiated with the R/W bit of the  
the device will only return an acknowledge after it accepts identification field set to 1.There are four different read  
the START, the part can be continuously queried until an options:  
acknowledgeisissued, indicatingthattheinternalWRITE  
1. Current Address Byte Read  
cycle is complete.  
2. Random Address Byte Read  
To poll the device, give it a START condition, followed by  
a slave address for a WRITE operation (See Figure 7).  
3. Current Address Sequential Read  
4. Random Address Sequential Read  
Current Address Byte Read  
Internal WRITE Cycle  
In Progress;  
Begin ACK Polling  
The SMS8198 contains an internal address counter  
which maintains the address of the last word accessed,  
incremented by one. If the last address accessed (either  
a read or write) was to address location n, the next read  
operation would access data from address location n+1  
and increment the current address pointer. When the  
SMS8198 receives the slave address field with the R/W  
bit set to 1,it issues an acknowledge and transmits the  
8-bit word stored at address location n+1.  
Issue Start  
Issue Slave  
Address and  
R/W = 0  
Issue Stop  
ACK  
Returned?  
No  
The current address byte read operation only accesses a  
singlebyteofdata. Themasterdoesnotacknowledgethe  
transfer, but does generate a stop condition. At this point,  
the SMS8198 discontinues data transmission. See Fig-  
ure 8 for the address acknowledge and data transfer  
sequence.  
Yes (Internal WRITE Cycle is completed)  
Next  
operation a  
WRITE?  
No  
Yes  
Issue Byte  
Address  
Issue Stop  
Await Next  
Command  
Proceed with  
WRITE  
2036 ILL9.0  
Figure 7. Acknowledge Polling  
A
C
K
A
10  
A
9
A
8
R
W
Data Byte  
1
SDA Bus Activity  
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
1
1 0 1 0  
1
S
T
A
R
T
S
T
O
P
Device  
Type  
Address  
A10,A9,A8  
Read/Write  
1= Read  
Lack of ACK (low)  
from Master  
determines last  
data byte to be read  
Slave Address  
Slave sends  
Data to Master  
Master sends Read  
request to Slave  
Slave Transmitter  
to  
Shading Denotes  
Master Transmitter  
to  
SMS8198  
Master Receiver  
SDA Output Active  
Slave Receiver  
2036 ILL10.0  
Figure 8. Current Address Byte Read Mode  
2036 5.0 4/18/00  
8