S24042/S24043
Read/Write Bit
While the internal write cycle is in progress, the S24042/
43 inputs are disabled, and the device will not respond to
any requests from the master. Refer to Figure 5 for the
address, ACKnowledge and data transfer sequence.
The last bit of the data stream defines the operation to be
performed. When set to “1,” a read operation is selected;
when set to “0,” a write operation is selected.
Page WRITE
WRITE OPERATIONS
The S24042/43 is capable of a 16-byte page write opera-
tion. It is initiated in the same manner as the byte-write
operation, but instead of terminating the write cycle after
the first data word, the master can transmit up to 15 more
bytes of data. After the receipt of each byte, the S24042/
43 will respond with an ACKnowledge.
The S24042/43 allows two types of write operations: byte
write and page write. The byte write operation writes a
single byte during the nonvolatile write period (tWR). The
page write operation allows up to 16 bytes in the same
page to be written during tWR
.
The S24042/43 automatically increments the address for
subsequent data words. After the receipt of each word,
the low order address bits are internally incremented by
one. The high order five bits of the address byte remain
constant. Should the master transmit more than 16 bytes,
prior to generating the STOP condition, the address
counter will “roll over,” and the previously written data will
be overwritten. As with the byte-write operation, all inputs
are disabled during the internal write cycle. Refer to
Figure 5 for the address, ACKnowledge and data transfer
sequence.
Byte WRITE
Upon receipt of the slave address and word address, the
S24042/43 responds with an ACKnowledge. After receiv-
ing the next byte of data, it again responds with an
ACKnowledge. The master then terminates the transfer
by generating a STOP condition, at which time the
S24042/43 begins the internal write cycle.
If single byte-write only,
Stop bit issued here.
Acknowledges Transmitted from
24042/43 to Master Receiver
Acknowledges Transmitted from
24042/43 to Master Receiver
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
SDA
Bus
A
8
R
W
Word Address
Data Byte n
Data Byte n+1
Data Byte n+15
X
X
Activity
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
0
1 0 1 0
S
T
O
P
S
T
A
R
T
Device
Type
Address
Read/Write
0= Write
Slave Address
Master Sends Read
Request to Slave
Master Writes Word
Address to Slave
Master Writes
Data to Slave
Master Writes
Data to Slave
Master Writes
Data to Slave
Master Transmitter
to
Master Transmitter
to
Master Transmitter
to
Master Transmitter
to
Master Transmitter
to
Slave Receiver
Slave Receiver
Slave Receiver
Slave Receiver
Slave Receiver
Slave Transmitter
to
Slave Transmitter
to
Slave Transmitter
to
Slave Transmitter
to
Slave Transmitter
to
Master Receiver
Master Receiver
Master Receiver
Master Receiver
Master Receiver
2011 ILL8 1.0
Shading Denotes
24042/43
SDA Output Active
FIGURE 5. PAGE/BYTE WRITE MODE
2011 2.1 8/2/00
SUMMIT MICROELECTRONICS, Inc.
5
SUMMIT [ SUMMIT MICROELECTRONICS, INC. ]
