欢迎访问ic37.com |
会员登录 免费注册
发布采购

24C04AT-E/SL 参数 Datasheet PDF下载

24C04AT-E/SL图片预览
型号: 24C04AT-E/SL
PDF下载: 下载PDF文件 查看货源
内容描述: [EEPROM, 512X8, Serial, CMOS, PDSO14, 0.150 INCH, PLASTIC, SOIC-14]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟光电二极管内存集成电路
文件页数/大小: 15 页 / 809 K
品牌: ROCHESTER [ Rochester Electronics ]
 浏览型号24C04AT-E/SL的Datasheet PDF文件第3页浏览型号24C04AT-E/SL的Datasheet PDF文件第4页浏览型号24C04AT-E/SL的Datasheet PDF文件第5页浏览型号24C04AT-E/SL的Datasheet PDF文件第6页浏览型号24C04AT-E/SL的Datasheet PDF文件第8页浏览型号24C04AT-E/SL的Datasheet PDF文件第9页浏览型号24C04AT-E/SL的Datasheet PDF文件第10页浏览型号24C04AT-E/SL的Datasheet PDF文件第11页  
24C04A  
as a result of only allowing the address registers bot-  
tom 3 bits to increment while the upper 5 bits remain  
unchanged.  
6.0  
PAGE PROGRAM MODE  
To program the master sends addresses and data to  
the 24C04A which is the slave (Figure 6-1 and  
Figure 6-2). This is done by supplying a START condi-  
tion followed by the 4-bit device code, the 3-bit slave  
address, and the R/W bit which is defined as a logic  
LOW for a write. This indicates to the addressed slave  
that a word address will follow so the slave outputs the  
acknowledge pulse to the master during the ninth clock  
pulse. When the word address is received by the  
24C04A, it places it in the lower 8 bits of the address  
pointer defining which memory location is to be written.  
(The A0 bit transmitted with the slave address is the  
ninth bit of the address pointer). The 24C04A will gen-  
erate an acknowledge after every 8-bits received and  
store them consecutively in a RAM (8 bytes maximum)  
buffer until a STOP condition is detected. This STOP  
condition initiates the internal programming cycle.. If  
more than 8 bytes are transmitted by the master, the  
24C04A will roll over and overwrite the data beginning  
with the first received byte. This does not affect erase/  
write cycles of the EEPROM array and is accomplished  
If the master generates a STOP condition after trans-  
mitting the first data word (Point ‘P’ on Figure 6-1), byte  
programming mode is entered.  
The internal, completely self-timed PROGRAM cycle  
starts after the STOP condition has been generated by  
the master and all received data bytes in the page  
buffer will be written in a serial manner.  
The PROGRAM cycle takes N milliseconds, whereby N  
is the number of received data bytes.  
FIGURE 6-1: BYTE WRITE  
S
T
A
R
T
S
BUS ACTIVITY  
MASTER  
CONTROL  
BYTE  
WORD  
ADDRESS  
T
DATA  
O
P
SDA LINE  
S
P
A
C
K
A
C
K
A
C
K
BUS ACTIVITY  
FIGURE 6-2: PAGE WRITE  
S
T
A
R
T
S
T
O
P
BUS ACTIVITY  
MASTER  
CONTROL  
BYTE  
WORD  
ADDRESS (n)  
DATA n  
DATA n + 1  
DATA n + 7  
SDA LINE  
S
P
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
BUS ACTIVITY  
DS11183F-page 6  
2004 Microchip Technology Inc.