欢迎访问ic37.com |
会员登录 免费注册
发布采购

P4C1048L-55CWMB 参数 Datasheet PDF下载

P4C1048L-55CWMB图片预览
型号: P4C1048L-55CWMB
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗512K ×8 CMOS静态RAM [LOW POWER 512K x 8 CMOS STATIC RAM]
分类和应用:
文件页数/大小: 12 页 / 157 K
品牌: PYRAMID [ PYRAMID SEMICONDUCTOR CORPORATION ]
 浏览型号P4C1048L-55CWMB的Datasheet PDF文件第1页浏览型号P4C1048L-55CWMB的Datasheet PDF文件第2页浏览型号P4C1048L-55CWMB的Datasheet PDF文件第3页浏览型号P4C1048L-55CWMB的Datasheet PDF文件第4页浏览型号P4C1048L-55CWMB的Datasheet PDF文件第6页浏览型号P4C1048L-55CWMB的Datasheet PDF文件第7页浏览型号P4C1048L-55CWMB的Datasheet PDF文件第8页浏览型号P4C1048L-55CWMB的Datasheet PDF文件第9页  
P4C1048L  
READ CYCLE NO. 2 (ADDRESS CONTROLLED)  
READ CYCLE NO. 3 (CE CONTROLLED)  
Notes:  
1. WE is HIGH for READ cycle.  
4. Transition is measured ± 200 mV from steady state voltage prior to change,  
with loading as specified in Figure 1. This parameter is sampled and not  
100% tested.  
5. READ Cycle Time is measured from the last valid address to the first  
transitioning address.  
2. CE and OE are LOW for READ cycle.  
3. ADDRESS must be valid prior to, or coincident with later of  
CE transition LOW.  
Document # SRAM129 REV D  
Page 5 of 12