欢迎访问ic37.com |
会员登录 免费注册
发布采购

ASM2I99448-32-ER 参数 Datasheet PDF下载

ASM2I99448-32-ER图片预览
型号: ASM2I99448-32-ER
PDF下载: 下载PDF文件 查看货源
内容描述: [Low Skew Clock Driver, 99448 Series, 12 True Output(s), 0 Inverted Output(s), PQFP32, TQFP-32]
分类和应用: 驱动逻辑集成电路
文件页数/大小: 15 页 / 594 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号ASM2I99448-32-ER的Datasheet PDF文件第1页浏览型号ASM2I99448-32-ER的Datasheet PDF文件第2页浏览型号ASM2I99448-32-ER的Datasheet PDF文件第3页浏览型号ASM2I99448-32-ER的Datasheet PDF文件第4页浏览型号ASM2I99448-32-ER的Datasheet PDF文件第6页浏览型号ASM2I99448-32-ER的Datasheet PDF文件第7页浏览型号ASM2I99448-32-ER的Datasheet PDF文件第8页浏览型号ASM2I99448-32-ER的Datasheet PDF文件第9页  
May 2005  
ASM2I99448  
rev 0.3  
Table 6. AC CHARACTERISTICS (VCC = 3.3V ± 5%, TA = –40°C to +85°C)1  
Symbol  
fref  
Characteristics  
Min  
0
0
400  
1.3  
1.4  
Typ  
Max  
350  
350  
1000  
VCC-0.8  
Unit  
MHz  
MHz  
mV  
V
nS  
nS  
Condition  
Input Frequency  
fMAX  
Maximum Output Frequency  
Peak-to-peak input voltage  
Common Mode Range  
Reference Input Pulse Width  
CCLK Input Rise/Fall Time  
VPP  
VCMR  
PCLK  
PCLK  
LVPECL  
LVPECL  
2
tP, REF  
tr, tf  
1.03  
0.8 to 2.0V  
tPLH/HL  
tPLH/HL  
tPLZ, HZ  
tPZL, LZ  
PCLK to any Q  
CCLK to any Q  
1.6  
1.3  
3.6  
nS  
Propagation delay  
3.3  
nS  
Output Disable Time  
Output Enable Time  
11  
11  
nS  
nS  
CCLK to CLK_STOP  
PCLK to CLK_STOP  
CCLK to CLK_STOP  
PCLK to CLK_STOP  
0.0  
0.0  
1.0  
1.5  
nS  
nS  
nS  
tS  
Setup time  
tH  
Hold time  
nS  
pS  
nS  
tsk(O)  
tsk(PP)  
tSK(P)  
Output-to-output Skew  
Device-to-device Skew  
Output pulse skew4  
150  
2.0  
PCLK or CCLK to any Q  
Using CCLK  
300  
pS  
Using PCLK  
400  
pS  
DCQ  
tr, tf  
Output Duty Cycle  
fQ<170 MHz  
45  
50  
55  
%
DCREF = 50%  
0.55 to 2.4V  
Output Rise/Fall Time  
0.1  
1.0  
nS  
Note: 1. AC characteristics apply for parallel output termination of 50to VTT  
.
2. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range and the input  
swing lies within the VPP (AC) specification. Violation of VCMR or VPP impacts tPLH/HL and tSK(PP)  
.
3. Violation of the 1.0 nS maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse  
width, output duty cycle and maximum frequency specifications.  
4. Output pulse skew is the absolute difference of the propagation delay times: | tpLH - tpHL |.  
Table 7. DC CHARACTERISTICS (VCC = 2.5V ± 5%, TA = –40°C to +85°C)  
Symbol  
VIH  
Characteristics  
Min  
1.7  
-0.3  
250  
1.0  
Typ  
Max  
VCC + 0.3  
0.7  
Unit  
Condition  
V
LVCMOS  
Input high voltage  
VIL  
Input low voltage  
Peak-to-peak input voltage  
Common Mode Range  
Input current2  
V
mV  
V
LVCMOS  
LVPECL  
LVPECL  
VPP  
VCMR  
PCLK  
PCLK  
1
VCC-0.7  
300  
VIN=GND or  
IIN  
µA  
VIN=VCC  
VOH  
VOL  
Output High Voltage  
Output Low Voltage  
Output impedance  
1.8  
V
V
IOH= -15 mA3  
IOL= 15 mA3  
0.6  
2.0  
ZOUT  
19  
4
ICCQ  
Maximum Quiescent Supply Current  
mA  
All VCC Pins  
Note: 1. VCMR (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the VCMR  
range and the input swing lies within the VPP (DC) specification.  
2. Input pull-up / pull-down resistors influence input current.  
3. The ASM2I99448 is capable of driving 50transmission lines on the incident edge. Each output drives one 50parallel terminated  
transmission line to a termination voltage of VTT. Alternatively, the device drives one 50series terminated transmission lines at VCC=2.5V.  
4. ICCQ is the DC current consumption of the device with all outputs open and the input in its default state or open.  
3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer  
5 of 15  
Notice: The information in this document is subject to change without notice.