FEDL70Q5110LA-01
OKI Semiconductor
ML70Q5110LA
TEST I/F
Internal
Initial
Value
Pin
Placement
Pin Name
Direction
Description
Pull Up/Down
TEST_L
TEST_H
TEST_PU
VTM
I
I
Pull down
—
—
L
[*4]
D4
Test pin (input)
Test pin (input)
Test monitor pin
Test pin
—
—
—
Oc
I
B5
—
C9
A1, A13,
N1, N13
NC
—
—
—
No Connection
Power, GND
Pin Name
VDD
Internal
Pull Up/Down
—
Initial
Value
Pin
Placement
Direction
Description
—
—
—
—
[*5]
E4
I/O power pin 3.3 V ±0.3 V
I/O power pin 3.3 V ±0.3 V (Same voltage
to the VDD for ML7050LA)
LVDD
—
GND
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
[*6]
E13
C11
E11
A11
E12
F13
F12
E10
Digital block ground pin
AVDD0
Analog block power pin 2.5 V ±0.25 V
(Connect to REGOUT pin: F12)
AVDD1
AGND0
AGND1
REGVDD
REGGND
REGOUT
REGVBG
Analog block ground pin
(Connect to REGGND pin: F13)
Regulator power pin (3.0 to 3.6 V)
Regulator ground pin
Regulator output
Regulator reference voltage tuning
[*4]
TEST_L (TEST5): A8
TEST_L (TEST4): D8
TEST_L (TEST3): C8
TEST_L (TEST2): B7
TEST_L (TEST1): D7
TEST_L (TEST0): B6
TEST_L (PLLSEL): C10
TSET_L (PLLEN): A12
TSET_L (SVCO1): B3
[*5] C6, G1, K7, J12, H11, D12, L10
[*6] B11, C7, A6, A4, E2, F3, J2, N5, L6, M8, N12, H13, G12, F10, C12
8/26
OKI [ OKI ELECTRONIC COMPONETS ]
