¡ Semiconductor
MSM5412222
Read Cycle Timing (Read Enable)
n cycle
disable cycle
disable cycle
n+1 cycle
VIH
VIL
SRCK
RE
tRENH
tRDSH
tRDSS
tRENS
VIH
VIL
tWREH
tWREL
VOH
VOL
DOUT
n - 1
n
n+1
VIH
VIL
OE
VIH
VIL
RSTR
Read Cycle Timing (Output Enable)
n cycle
n+1 cycle
n+2 cycle
n+3 cycle
VIH
VIL
SRCK
OE
tOENH
tODSH
tODSS
tOENS
VIH
VIL
tWOEH
tDECK
tWOEN
VOH
VOL
Hi-Z
n - 1
n
n+3
DOUT
VIH
VIL
RE
VIH
VIL
RSTR
13/15