欢迎访问ic37.com |
会员登录 免费注册
发布采购

11AA02E64-I/SN 参数 Datasheet PDF下载

11AA02E64-I/SN图片预览
型号: 11AA02E64-I/SN
PDF下载: 下载PDF文件 查看货源
内容描述: [SPI BUS SERIAL EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟光电二极管内存集成电路
文件页数/大小: 32 页 / 482 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号11AA02E64-I/SN的Datasheet PDF文件第1页浏览型号11AA02E64-I/SN的Datasheet PDF文件第2页浏览型号11AA02E64-I/SN的Datasheet PDF文件第3页浏览型号11AA02E64-I/SN的Datasheet PDF文件第4页浏览型号11AA02E64-I/SN的Datasheet PDF文件第6页浏览型号11AA02E64-I/SN的Datasheet PDF文件第7页浏览型号11AA02E64-I/SN的Datasheet PDF文件第8页浏览型号11AA02E64-I/SN的Datasheet PDF文件第9页  
11AA02E48/11AA02E64  
2.0  
2.1  
FUNCTIONAL DESCRIPTION  
Principles of Operation  
The 11AA02EXX family of serial EEPROMs support  
the UNI/O® protocol. They can be interfaced with  
microcontrollers,  
including  
Microchip’s  
PIC®  
microcontrollers, ASICs, or any other device with an  
available discrete I/O line that can be configured  
properly to match the UNI/O protocol.  
The 11AA02EXX devices contain an 8-bit instruction  
register. The devices are accessed via the SCIO pin.  
Data is embedded into the I/O stream through  
Manchester encoding. The bus is controlled by a  
master device which determines the clock period,  
controls the bus access and initiates all operations,  
while the 11AA02EXX works as slave. Both master  
and slave can operate as transmitter or receiver, but  
the master device determines which mode is active.  
FIGURE 2-1:  
BLOCK DIAGRAM  
STATUS  
Register  
HV Generator  
EEPROM  
Array  
Memory  
Control  
Logic  
X
I/O Control  
Logic  
Dec  
Page Latches  
Y Decoder  
Current-  
Limited  
Slope  
Control  
SCIO  
Sense Amp.  
R/W Control  
VCC  
VSS  
2008-2016 Microchip Technology Inc.  
DS20002122D-page 5