欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM6A9160TS-4G 参数 Datasheet PDF下载

EM6A9160TS-4G图片预览
型号: EM6A9160TS-4G
PDF下载: 下载PDF文件 查看货源
内容描述: 8M ×16的DDR同步DRAM (SDRAM)的 [8M x 16 DDR Synchronous DRAM (SDRAM)]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 29 页 / 275 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM6A9160TS-4G的Datasheet PDF文件第2页浏览型号EM6A9160TS-4G的Datasheet PDF文件第3页浏览型号EM6A9160TS-4G的Datasheet PDF文件第4页浏览型号EM6A9160TS-4G的Datasheet PDF文件第5页浏览型号EM6A9160TS-4G的Datasheet PDF文件第7页浏览型号EM6A9160TS-4G的Datasheet PDF文件第8页浏览型号EM6A9160TS-4G的Datasheet PDF文件第9页浏览型号EM6A9160TS-4G的Datasheet PDF文件第10页  
EtronTech  
EM6A9160  
8Mx16 DDR SDRAM  
Operation Mode  
Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 2  
shows the truth table for the operation commands.  
Table 2. Truth Table (Note (1), (2) )  
Command  
State  
Idle(3)  
Any  
CKEn-1 CKEn UDM UDM BS /CS /RAS /CAS /WE  
A
A
0,1 10 0-9,11  
BankActivate  
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
X
X
X
X
X
X
X
X
X
X
X
X
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
V
Row address  
L
L
L
L
L
L
L
L
L
L
L
H
L
L
H
L
H
L
H
L
H
L
H
L
X
X
L
L
H
H
H
L
H
L
BankPrecharge  
PrechargeAll  
V
X
V
V
V
V
L
H
L
X
X
Any  
L
L
Active(3)  
Active(3)  
Active(3)  
Active(3)  
Idle  
H
H
H
H
L
L
Write  
Column  
address  
Write and AutoPrecharge  
Read  
H
L
L
L
(A0 ~ A8)  
Column  
address  
L
H
H
L
Read and Autoprecharge  
Mode Register Set  
Extended MRS  
No-Operation  
H
L
(A0 ~ A8)  
OP code  
L
Idle  
OP code  
L
L
L
Any  
Active(4)  
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
H
X
L
H
H
X
L
H
L
Burst Stop  
Device Deselect  
AutoRefresh  
Any  
X
H
H
X
H
X
H
X
H
X
V
X
H
X
X
Idle  
SelfRefresh Entry  
SelfRefresh Exit  
Idle  
L
L
Idle  
H
X
H
X
H
X
H
X
V
X
H
X
X
X
H
X
H
X
H
X
V
X
H
X
X
(SelfRefresh)  
Precharge Power Down Mode  
Entry  
Idle  
H
L
L
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Precharge Power Down Mode  
Exit  
Any  
(PowerDown)  
Active Power Down Mode  
Entry  
Active  
H
L
Active Power Down Mode Exit  
Any  
H
(PowerDown)  
Data Input Mask Disable  
Data Input Mask Enable(5)  
Active  
Active  
H
H
X
X
L
L
X
X
X
X
X
X
H
H
Note:  
1. V=Valid data, X=Don't Care, L=Low level, H=High level  
2. CKEn signal is input level when commands are provided.  
CKEn-1 signal is input level one clock cycle before the commands are provided.  
3. These are states of bank designated by BS signal.  
4. Device state is 1, 2, 4, 8, and full page burst operation.  
5. LDM and UDM can be enable respectively.  
6
Rev. 1.4  
May 2006