欢迎访问ic37.com |
会员登录 免费注册
发布采购

BS616LV2019AA-70 参数 Datasheet PDF下载

BS616LV2019AA-70图片预览
型号: BS616LV2019AA-70
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 128KX16, 70ns, CMOS, PBGA48, 6 X 8 MM, BGA-48]
分类和应用: 静态存储器内存集成电路
文件页数/大小: 11 页 / 163 K
品牌: BSI [ BRILLIANCE SEMICONDUCTOR ]
 浏览型号BS616LV2019AA-70的Datasheet PDF文件第2页浏览型号BS616LV2019AA-70的Datasheet PDF文件第3页浏览型号BS616LV2019AA-70的Datasheet PDF文件第4页浏览型号BS616LV2019AA-70的Datasheet PDF文件第5页浏览型号BS616LV2019AA-70的Datasheet PDF文件第7页浏览型号BS616LV2019AA-70的Datasheet PDF文件第8页浏览型号BS616LV2019AA-70的Datasheet PDF文件第9页浏览型号BS616LV2019AA-70的Datasheet PDF文件第10页  
BS616LV2019  
READ CYCLE 2 (1,3,4)  
CE  
tACS1  
CE2  
(6)  
tACS2  
(5, 6)  
tCHZ  
(5,6)  
tCLZ  
DOUT  
READ CYCLE 3 (1, 4)  
tRC  
ADDRESS  
OE  
tAA  
tOH  
tOE  
tOLZ  
tACS1  
CE  
(5)  
tOHZ  
CE2  
(6)  
tACS2  
(5,6)  
(1,5,6)  
tCLZ  
tCHZ  
tBA  
tBE  
LB, UB  
DOUT  
tBDO  
NOTES:  
1. WE is high in read Cycle.  
2. Device is continuously selected when CE = VIL and CE2= VIH.  
3. Address valid prior to or coincident with CE transition low and/or CE2 transition high.  
4. OE = VIL.  
5. Transition is measured ± 500mV from steady state with CL = 5pF.  
The parameter is guaranteed but not 100% tested.  
6. 48B BGA ignore this parameters related to CE2.  
Revision 1.2A  
Mar. 2006  
R0201-BS616LV2019A  
6