欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F877T-20PQ 参数 Datasheet PDF下载

PIC16F877T-20PQ图片预览
型号: PIC16F877T-20PQ
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器\n [8-Bit Microcontroller ]
分类和应用: 微控制器
文件页数/大小: 200 页 / 3338 K
品牌: ETC [ ETC ]
 浏览型号PIC16F877T-20PQ的Datasheet PDF文件第114页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第115页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第116页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第117页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第119页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第120页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第121页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第122页  
PIC16F87X  
11.4.1 A/D RESULT REGISTERS  
SLEEP. If the A/D interrupt is not enabled, the A/D mod-  
ule will then be turned off, although the ADON bit will  
remain set.  
The ADRESH:ADRESL register pair is the location  
where the 10-bit A/D result is loaded at the completion  
of the A/D conversion. This register pair is 16-bits  
wide. The A/D module gives the flexibility to left or right  
justify the 10-bit result in the 16-bit result register. The  
A/D Format Select bit (ADFM) controls this justifica-  
tion. Figure 11-4 shows the operation of the A/D result  
justification. The extra bits are loaded with ’0’s’. When  
an A/D result will not overwrite these locations (A/D  
disable), these registers may be used as two general  
purpose 8-bit registers.  
When the A/D clock source is another clock option (not  
RC), a SLEEPinstruction will cause the present conver-  
sion to be aborted and the A/D module to be turned off,  
though the ADON bit will remain set.  
Turning off the A/D places the A/D module in its lowest  
current consumption state.  
Note: For the A/D module to operate in SLEEP,  
the A/D clock source must be set to RC  
(ADCS1:ADCS0 = 11). To allow the con-  
version to occur during SLEEP, ensure the  
SLEEPinstruction immediately follows the  
instruction that sets the GO/DONE bit.  
11.5  
A/D Operation During Sleep  
The A/D module can operate during SLEEP mode. This  
requires that the A/D clock source be set to RC  
(ADCS1:ADCS0 = 11). When the RC clock source is  
selected, the A/D module waits one instruction cycle  
before starting the conversion. This allows the SLEEP  
instruction to be executed, which eliminates all digital  
switching noise from the conversion. When the conver-  
sion is completed the GO/DONE bit will be cleared and  
the result loaded into the ADRES register. If the A/D  
interrupt is enabled, the device will wake-up from  
11.6  
Effects of a Reset  
A device reset forces all registers to their reset state.  
This forces the A/D module to be turned off, and any  
conversion is aborted.  
The value that is in the ADRESH:ADRESL registers is  
not modified for  
a
Power-on Reset. The  
ADRESH:ADRESL registers will contain unknown data  
after a Power-on Reset.  
FIGURE 11-4: A/D RESULT JUSTIFICATION  
10-Bit Result  
ADFM = 0  
ADFM = 1  
0
7
7
2 1 0 7  
0 7 6 5  
0
0000 00  
0000 00  
ADRESH  
ADRESL  
ADRESH  
ADRESL  
10-bit Result  
10-bit Result  
Left Justified  
Right Justified  
DS30292B-page 118  
1999 Microchip Technology Inc.  
 复制成功!