欢迎访问ic37.com |
会员登录 免费注册
发布采购

ISPLSI2064A-125LT100 参数 Datasheet PDF下载

ISPLSI2064A-125LT100图片预览
型号: ISPLSI2064A-125LT100
PDF下载: 下载PDF文件 查看货源
内容描述: [ ]
分类和应用:
文件页数/大小: 13 页 / 134 K
品牌: ETC [ ETC ]
 浏览型号ISPLSI2064A-125LT100的Datasheet PDF文件第5页浏览型号ISPLSI2064A-125LT100的Datasheet PDF文件第6页浏览型号ISPLSI2064A-125LT100的Datasheet PDF文件第7页浏览型号ISPLSI2064A-125LT100的Datasheet PDF文件第8页浏览型号ISPLSI2064A-125LT100的Datasheet PDF文件第10页浏览型号ISPLSI2064A-125LT100的Datasheet PDF文件第11页浏览型号ISPLSI2064A-125LT100的Datasheet PDF文件第12页浏览型号ISPLSI2064A-125LT100的Datasheet PDF文件第13页  
Specifications
ispLSI 2064/A
Pin Description
NAME
I/O 0 - I/O 3
I/O 4 - I/O 7
I/O 8 - I/O 11
I/O 12 - I/O 15
I/O 16 - I/O 19
I/O 20 - I/O 23
I/O 24 - I/O 27
I/O 28 - I/O 31
I/O 32 - I/O 35
I/O 36 - I/O 39
I/O 40 - I/O 43
I/O 44 - I/O 47
I/O 48 - I/O 51
I/O 52 - I/O 55
I/O 56 - I/O 59
I/O 60 - I/O 63
GOE 0, GOE 1
Y0, Y1, Y2
RESET
ispEN
PLCC PIN NUMBERS
26,
30,
34,
38,
45,
49,
53,
57,
68,
72,
76,
80,
3,
7,
11,
15,
67,
20,
24
23
27,
31,
35,
39,
46,
50,
54,
58,
69,
73,
77,
81,
4,
8,
12,
16,
84
66,
63
28,
32,
36,
40,
47,
51,
55,
59,
70,
74,
78,
82,
5,
9,
13,
17,
29,
33,
37,
41,
48,
52,
56,
60,
71,
75,
79,
83,
6,
10,
14,
18
DESCRIPTION
Input/Output Pins — These are the general purpose I/O pins used by the logic
array.
Global Output Enable input pins.
Active Low (0) Reset pin which resets all registers in the device.
Input — Dedicated in-system programming enable pin. This pin is brought low to
enable the programming mode. When low, the MODE, SDI, SDO and SCLK
controls become active.
Input — This pin performs two functions. When
ispEN
is logic low, it functions
as an input pin to load programming data into the device. SDI/IN 0 also is used
as one of the two control pins for the ISP state machine. When
ispEN
is high, it
functions as a dedicated pin input.
SDI/ IN 0
2
25
SDO/IN 2
2
44
SI
2
06
MODE/ IN 1
2
42
SCLK/IN 3
2
61
pL
GND
VCC
NC
1
1,
22,
65
19,
43,
62
is
21,
2,
1. NC pins are not to be connected to any active signals, VCC or GND.
2. Pins have dual function capability.
SE
4E
Input — This pin performs two functions. When
ispEN
is logic low, it functions
as a pin to control the operation of the ISP state machine. When
ispEN
is high,
it functions as a dedicated input pin.
Output/Input — This pin performs two functions. When
ispEN
is logic low, it
functions as an output pin to read serial shift register data. When
ispEN
is high,
it functions as a dedicated input pin.
Input — This pin performs two functions. When
ispEN
is logic low, it functions
as a clock pin for the Serial Shift Register. When
ispEN
is high, it functions as
a dedicated input pin.
64
Ground (GND)
Vcc
No Connect
Table 2-0002A-08isp/2064
U
FO
9
R
N
Dedicated Clock input. This clock input is connected to one of the clock inputs of
all the GLBs in the device.
EW
D
ES
IG
N
S