欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT1621(100QFP) 参数 Datasheet PDF下载

HT1621(100QFP)图片预览
型号: HT1621(100QFP)
PDF下载: 下载PDF文件 查看货源
内容描述: 控制器杂项 - 数据表参考\n [Controller Miscellaneous - Datasheet Reference ]
分类和应用: 控制器
文件页数/大小: 15 页 / 143 K
品牌: ETC [ ETC ]
 浏览型号HT1621(100QFP)的Datasheet PDF文件第7页浏览型号HT1621(100QFP)的Datasheet PDF文件第8页浏览型号HT1621(100QFP)的Datasheet PDF文件第9页浏览型号HT1621(100QFP)的Datasheet PDF文件第10页浏览型号HT1621(100QFP)的Datasheet PDF文件第11页浏览型号HT1621(100QFP)的Datasheet PDF文件第13页浏览型号HT1621(100QFP)的Datasheet PDF文件第14页浏览型号HT1621(100QFP)的Datasheet PDF文件第15页  
HT1625  
Application Circuits  
C
S
D
*
V
D
D
R
W
D
*
V
R
R
V
L
C
D
A
T
A
M
C
U
H
T
1
6
2
5
*
B
Z
R
P
i
e
z
o
I
O
O
R
Q
B
Z
S
S
C
I
O
C
l
o
c
k
O
u
t
C
C
O
M
0
~
C
O
M
7
S
E
G
0
~
S
E
G
6
3
E
E
x
x
t
t
e
e
r
r
n
n
a
a
l
l
C
C
l
l
o
o
c
c
k
k
1
2
(
(
3
3
2
2
k
k
H
H
z
z
)
)
1
/
4
B
i
a
s
,
1
/
8
D
u
t
y
O
n
-
c
h
i
p
O
S
C
L
C
D
P
a
n
e
l
C
r
y
s
t
a
l
3
2
7
6
8
H
z
The connection of IRQ and RD pin can be selected depending on the requirement of the MCU.  
The voltage applied to VLCD pin must be lower than VDD  
Note:  
.
Adjust VR to fit LCD display, at VDD=5V, VLCD=4V, VR=15k20%.  
Adjust R (external Pull-high resistance) to fit user¢s time base clock.  
Instruction Set Summary  
Name  
READ  
ID  
Command Code  
D/C  
D
Function  
Read data from the RAM  
Write data to the RAM  
Def.  
1 1 0 A6A5A4A3A2A1A0D0D1D2D3  
1 0 1 A6A5A4A3A2A1A0D0D1D2D3  
WRITE  
D
READ-MODIFY-  
WRITE  
1 0 1 A6A5A4A3A2A1A0D0D1D2D3  
1 0 0 0000-0000-X  
D
C
Read and Write data to the RAM  
Turn off both system oscillator and LCD bias  
generator  
SYS DIS  
Yes  
Yes  
SYS EN  
1 0 0 0000-0001-X  
1 0 0 0000-0010-X  
1 0 0 0000-0011-X  
1 0 0 0000-0100-X  
1 0 0 0000-0101-X  
1 0 0 0000-0110-X  
1 0 0 0000-0111-X  
1 0 0 0000-1000-X  
1 0 0 0000-1101-X  
1 0 0 0000-1111-X  
1 0 0 0001-10XX-X  
C
C
C
C
C
C
C
C
C
C
C
Turn on system oscillator  
LCD OFF  
LCD ON  
Turn off LCD display  
Turn on LCD display  
TIMER DIS  
WDT DIS  
TIMER EN  
WDT EN  
Disable time base output  
Yes  
Yes  
Disable WDT time-out flag output  
Enable time base output  
Enable WDT time-out flag output  
Turn off tone outputs  
TONE OFF  
CLR TIMER  
CLR WDT  
RC 32K  
Yes  
Clearthecontentsofthetimebasegenerator  
Clear the contents of the WDT stage  
System clock source, on-chip RC oscillator Yes  
System clock source, external 32kHz clock  
source or crystal oscillator 32.768kHz  
EXT (XTAL) 32K 1 0 0 0001-11XX-X  
C
Rev. 1.10  
12  
September 11, 2002