欢迎访问ic37.com |
会员登录 免费注册
发布采购

RTL8100CL-LF 参数 Datasheet PDF下载

RTL8100CL-LF图片预览
型号: RTL8100CL-LF
PDF下载: 下载PDF文件 查看货源
内容描述: 电源管理单芯片快速以太网控制器 [SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT]
分类和应用: 外围集成电路控制器LTE局域网以太网以太网:16GBASE-T
文件页数/大小: 73 页 / 652 K
品牌: ETC [ ETC ]
 浏览型号RTL8100CL-LF的Datasheet PDF文件第6页浏览型号RTL8100CL-LF的Datasheet PDF文件第7页浏览型号RTL8100CL-LF的Datasheet PDF文件第8页浏览型号RTL8100CL-LF的Datasheet PDF文件第9页浏览型号RTL8100CL-LF的Datasheet PDF文件第11页浏览型号RTL8100CL-LF的Datasheet PDF文件第12页浏览型号RTL8100CL-LF的Datasheet PDF文件第13页浏览型号RTL8100CL-LF的Datasheet PDF文件第14页  
RTL8100C & RTL8100CL  
Datasheet  
2. Features  
128-pin QFP/LQFP  
Supports 4 Wake-On-LAN (WOL) signals  
(active high, active low, positive pulse, and  
negative pulse)  
Integrated Fast Ethernet MAC, Physical chip,  
and transceiver in one chip  
Supports auxiliary power-on internal reset, to  
be ready for remote wake-up when main  
power remains off  
10Mbps and 100Mbps operation  
Supports 10Mbps and 100Mbps NWay  
auto-negotiation  
Supports auxiliary power auto-detect, and sets  
the related capability of power management  
registers in PCI configuration space  
PCI local bus single-chip Fast Ethernet  
controller  
Includes programmable PCI burst size and  
Complies with PCI Revision 2.2  
early Tx/Rx threshold  
Supports PCI clock 16.75MHz-40MHz  
Supports a 32-bit general-purpose timer, with  
the external PCI clock as clock source, for  
generating timer-interrupts  
Supports PCI target fast back-to-back  
transaction  
Provides PCI bus master data transfers and  
PCI memory space or I/O space mapped  
data transfers of the RTL8100C(L)’s  
operational registers  
Contains two (2Kbyte) independent receive  
and transmit FIFOs  
Advanced power saving mode when LAN and  
wakeup function are not used  
Supports PCI VPD (Vital Product Data)  
Supports ACPI, PCI power management  
Uses 93C46 (64*16-bit EEPROM) to store  
resource configuration, ID parameter, and  
VPD data  
Supports 25MHz crystal or 25MHz OSC as the  
internal clock source. The frequency deviation  
of either crystal or OSC must be within  
50PPM.  
Supports LED pins for various network  
activity indications  
Supports loopback capability  
Half/Full duplex capability  
Complies with the PC99/PC2001 standard  
Supports Wake-On-LAN and remote wake-up  
(Magic Packet*, LinkChg, and Microsoft®  
wake-up frame)  
Supports Full Duplex Flow Control  
(IEEE 802.3x)  
2.5/3.3V power supply with 5V tolerant I/Os.  
0.25µm CMOS process  
* Third-party brands and names are the property of their respective owners.  
Note: The QFP package model number is RTL8100C. The LQFP package model number is RTL8100CL.  
Single-Chip Fast Ethernet Controller  
2
Track ID: JATR-1076-21 Rev. 1.06