欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC4000XSERIES 参数 Datasheet PDF下载

XC4000XSERIES图片预览
型号: XC4000XSERIES
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程门阵列 [Programmable Gate Arrays ]
分类和应用:
文件页数/大小: 68 页 / 693 K
品牌: ETC [ ETC ]
 浏览型号XC4000XSERIES的Datasheet PDF文件第2页浏览型号XC4000XSERIES的Datasheet PDF文件第3页浏览型号XC4000XSERIES的Datasheet PDF文件第4页浏览型号XC4000XSERIES的Datasheet PDF文件第5页浏览型号XC4000XSERIES的Datasheet PDF文件第7页浏览型号XC4000XSERIES的Datasheet PDF文件第8页浏览型号XC4000XSERIES的Datasheet PDF文件第9页浏览型号XC4000XSERIES的Datasheet PDF文件第10页  
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
4
C1 • • • C4
H1
D IN /H 2
SR/H 0
EC
G4
G3
G2
G1
LOGIC
FUNCTION
OF
H'
F', G',
AND
H1
F4
F3
F2
F1
LOGIC
FUNCTION F'
OF
F1-F4
DIN
F'
G'
H'
LOGIC
FUNCTION G'
OF
G1-G4
DIN
F'
G'
H'
S/R
CONTROL
D
SD
Bypass
YQ
Q
EC
G'
H'
RD
1
Y
S/R
CONTROL
D
SD
Q
Bypass
XQ
EC
K
(CLOCK)
H'
F'
Multiplexer Controlled
by Configuration Program
RD
1
X
X6692
Figure 1: Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)
Flip-Flops
The CLB can pass the combinatorial output(s) to the inter-
connect network, but can also store the combinatorial
results or other incoming data in one or two flip-flops, and
connect their outputs to the interconnect network as well.
The two edge-triggered D-type flip-flops have common
clock (K) and clock enable (EC) inputs. Either or both clock
inputs can also be permanently enabled. Storage element
functionality is described in
Clock Enable
The clock enable signal (EC) is active High. The EC pin is
shared by both storage elements. If left unconnected for
either, the clock enable for that storage element defaults to
the active state. EC is not invertible within the CLB.
Table 2: CLB Storage Element Functionality
(active rising edge is shown)
Mode
Power-Up or
GSR
Flip-Flop
K
X
X
__/
0
1
0
X
EC
X
X
1*
X
1*
1*
0
SR
X
1
0*
0*
0*
0*
0*
D
X
X
D
X
X
D
X
Q
SR
SR
D
Q
Q
D
Q
Latches (XC4000X only)
The CLB storage elements can also be configured as
latches. The two latches have common clock (K) and clock
enable (EC) inputs. Storage element functionality is
described in
Clock Input
Each flip-flop can be triggered on either the rising or falling
clock edge. The clock pin is shared by both storage ele-
ments. However, the clock is individually invertible for each
storage element. Any inverter placed on the clock input is
automatically absorbed into the CLB.
Latch
Both
Legend:
X
__/
SR
0*
1*
Don’t care
Rising edge
Set or Reset value. Reset is default.
Input is Low or unconnected (default value)
Input is High or unconnected (default value)
6-10
May 14, 1999 (Version 1.6)