欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8FMC04100QKSG 参数 Datasheet PDF下载

Z8FMC04100QKSG图片预览
型号: Z8FMC04100QKSG
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采-R电机控制闪存MCU [Z8 Encore-R Motor Control Flash MCUs]
分类和应用: 闪存微控制器和处理器外围集成电路电机时钟
文件页数/大小: 402 页 / 4558 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8FMC04100QKSG的Datasheet PDF文件第328页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第329页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第330页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第331页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第333页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第334页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第335页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第336页  
Z8 Encore!® Motor Control Flash MCUs  
Product Specification  
310  
Bit  
Value  
(H)  
Description  
Position  
[6–5]  
Timer Interrupt Configuration—This field configures timer interrupt definitions.  
These bits affect all modes. The effect per mode is explained below:  
TICONFIG  
ONE SHOT, CONTINUOUS, COUNTER, PWM, COMPARE, DUAL PWM,  
TRIGGERED ONE-SHOT, COMPARATOR COUNTER:  
0x Timer interrupt occurs on reload.  
10 Timer interrupts are disabled.  
11 Timer Interrupt occurs on reload.  
GATED:  
0x Timer interrupt occurs on reload or inactive gate edge.  
10 Timer interrupt occurs on inactive gate edge.  
11 Timer interrupt occurs on reload.  
CAPTURE, CAPTURE/COMPARE, CAPTURE RESTART:  
0x Timer interrupt occurs on reload and capture.  
10 Timer interrupt occurs on capture only.  
11 Timer interrupt occurs on reload only  
[4]  
Timer Input Select  
TINSEL  
0
1
Timer input is the Timer input pin.  
Timer input is the comparator output.  
[3–1]  
PWM Delay Value  
PWMD  
This field is a programmable delay to control the number of additional system  
clock cycles following a PWM or Reload compare before the Timer Output or the  
Timer Output Complement is switched to the active state. This field ensures a  
time gap between the deassertion of one PWM output to the assertion of its  
complement.  
No delay  
000  
001  
010  
011  
100  
101  
110  
111  
2 cycles delay  
4 cycles delay  
8 cycles delay  
16 cycles delay  
32 cycles delay  
64 cycles delay  
128 cycles delay  
[0]  
Input Capture Event  
INCAP  
0
1
Previous timer interrupt is not a result of a Timer Input Capture Event  
Previous timer interrupt is a result of a Timer Input Capture Event.  
PS024604-1005  
P R E L I M I N A R Y  
Appendix A—Register Tables  
 复制成功!