欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8FMC04100QKSG 参数 Datasheet PDF下载

Z8FMC04100QKSG图片预览
型号: Z8FMC04100QKSG
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采-R电机控制闪存MCU [Z8 Encore-R Motor Control Flash MCUs]
分类和应用: 闪存微控制器和处理器外围集成电路电机时钟
文件页数/大小: 402 页 / 4558 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8FMC04100QKSG的Datasheet PDF文件第242页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第243页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第244页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第245页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第247页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第248页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第249页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第250页  
Z8 Encore!® Motor Control Flash MCUs  
Product Specification  
224  
It is possible to alter the working values of these bits by accessing the Trim Bit Address  
Caution:  
and Data registers, but these working values are lost after a Reset.  
There are 32 trim addresses. To read or write these values, the user code must first write a  
value between 00hand 1Fhinto the Trim Bit Address Register. Writing the Trim Bit Data  
Register changes the working value of the target trim data. Reading the Trim Bit Data  
Register returns the working value of the target trim data.  
User Option Bit Configuration By Reset  
Each time the user option bits are programmed or erased, the device must be Reset for the  
change to take place.  
Option Bit Address Space  
The first two bytes of program memory at addresses 0000h, shown in Table 122, and  
0001h, shown in Table 123, are reserved for the user option bits.  
Program Memory Address 0000H  
Table 122. User Option Bits at Program Memory Address 0000H  
BITS  
FIELD  
RESET  
R/W  
7
6
5
4
3
2
RP  
1
0
WDT_RES WDT_AO  
OSC_SEL[1:0]  
VBO_AO  
Reserved  
FWP  
U
U
U
U
U
U
U
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
Program Memory 0000H  
ADDR  
Note: U = Unchanged by Reset. R/W = Read/Write.  
Bit  
Value  
(H)  
Description  
Position  
[7]  
Watch-Dog Timer Reset  
WDT_RES  
0
1
Watch-Dog Timer time-out generates an interrupt request. Interrupts must be  
globally enabled for the eZ8 CPU to acknowledge the interrupt request.  
Watch-Dog Timer time-out causes a Reset.  
[6]  
Watch-Dog Timer Always On  
WDT_AO  
0
1
Watch-Dog Timer is automatically enabled.  
Watch-Dog Timer is enabled upon execution of the WDT instruction.  
Option Bits  
P R E L I M I N A R Y  
PS024604-1005  
 复制成功!