欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F2401VN020SC 参数 Datasheet PDF下载

Z8F2401VN020SC图片预览
型号: Z8F2401VN020SC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采微控制器与闪存和10位A / D转换器 [Z8 Encore Microcontrollers with Flash Memory and 10-Bit A/D Converter]
分类和应用: 转换器闪存微控制器
文件页数/大小: 246 页 / 1767 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F2401VN020SC的Datasheet PDF文件第89页浏览型号Z8F2401VN020SC的Datasheet PDF文件第90页浏览型号Z8F2401VN020SC的Datasheet PDF文件第91页浏览型号Z8F2401VN020SC的Datasheet PDF文件第92页浏览型号Z8F2401VN020SC的Datasheet PDF文件第94页浏览型号Z8F2401VN020SC的Datasheet PDF文件第95页浏览型号Z8F2401VN020SC的Datasheet PDF文件第96页浏览型号Z8F2401VN020SC的Datasheet PDF文件第97页  
Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x  
Z8 Encore!®  
75  
Watch-Dog Timer Control Register Definitions  
Watch-Dog Timer Control Register  
The Watch-Dog Timer Control (WDTCTL) register, detailed in Table 46, is a Read-Only  
register that indicates the source of the most recent Reset event, indicates a Stop Mode  
Recovery event, and indicates a Watch-Dog Timer time-out. Reading this register resets  
the upper four bits to 0.  
Writing the 55H, AAHunlock sequence to the Watch-Dog Timer Control (WDTCTL) reg-  
ister address unlocks the three Watch-Dog Timer Reload Byte registers (WDTU, WDTH,  
and WDTL) to allow changes to the time-out period. These write operations to the  
WDTCTL register address produce no effect on the bits in the WDTCTL register. The  
locking mechanism prevents spurious writes to the Reload registers.  
Table 46. Watch-Dog Timer Control Register (WDTCTL)  
BITS  
FIELD  
RESET  
R/W  
7
6
5
4
3
2
1
0
POR  
STOP  
WDT  
EXT  
Reserved  
X
R
X
R
X
R
0
0
0
0
0
R
R
R
R
R
FF0  
ADDR  
POR—Power-On Reset Indicator  
If this bit is set to 1, a Power-On Reset event occurred. This bit is reset to 0 if a WDT time-  
out or Stop Mode Recovery occurs. This bit is also reset to 0 when the register is read.  
STOP—STOP Mode Recovery Indicator  
If this bit is set to 1, a STOP Mode Recovery occurred. If the STOP and WDT bits are both  
set to 1, the STOP Mode Recovery occurred due to a WDT time-out. If the STOPbit is 1  
and the WDTbit is 0, the STOP Mode Recovery was not caused by a WDT time-out. This  
bit is reset by a Power-On Reset or a WDT time-out that occurred while not in STOP  
mode. Reading this register also resets this bit.  
WDT—Watch-Dog Timer Time-Out Indicator  
If this bit is set to 1, a WDT time-out occurred. A Power-On Reset resets this pin. A Stop  
Mode Recovery from a change in an input pin also resets this bit. Reading this register  
resets this bit.  
EXT—External Reset Indicator  
If this bit is set to 1, a Reset initiated by the external RESET pin occurred. A Power-On  
Reset or a Stop Mode Recovery from a change in an input pin resets this bit. Reading this  
register resets this bit.  
PS017610-0404  
Watch-Dog Timer  
 复制成功!