欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F041ASH020EC 参数 Datasheet PDF下载

Z8F041ASH020EC图片预览
型号: Z8F041ASH020EC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采XP -R 4K系列高性能8位微控制器 [Z8 Encore XP-R 4K Series High-Performance 8-Bit Microcontrollers]
分类和应用: 微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 3422 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F041ASH020EC的Datasheet PDF文件第115页浏览型号Z8F041ASH020EC的Datasheet PDF文件第116页浏览型号Z8F041ASH020EC的Datasheet PDF文件第117页浏览型号Z8F041ASH020EC的Datasheet PDF文件第118页浏览型号Z8F041ASH020EC的Datasheet PDF文件第120页浏览型号Z8F041ASH020EC的Datasheet PDF文件第121页浏览型号Z8F041ASH020EC的Datasheet PDF文件第122页浏览型号Z8F041ASH020EC的Datasheet PDF文件第123页  
Z8 Encore! XP® 4K Series  
Product Specification  
100  
(BRG[15:0]) that sets the data transmission rate (baud rate) of the UART. The UART data  
rate is calculated using the following equation:  
System Clock Frequency (Hz)  
UART Data Rate (bits/s) = ----------------------------------------------------------------------------------------------  
16 × UART Baud Rate Divisor Value  
When the UART is disabled, the Baud Rate Generator functions as a basic 16-bit timer  
with interrupt on time-out. To configure the Baud Rate Generator as a timer with interrupt  
on time-out, complete the following procedure:  
1. Disable the UART by clearing the REN and TEN bits in the UART Control 0 register  
to 0.  
2. Load the acceptable 16-bit count value into the UART Baud Rate High and Low Byte  
registers.  
3. Enable the Baud Rate Generator timer function and associated interrupt by setting the  
BIRQbit in the UART Control 1 register to 1.  
When configured as a general purpose timer, the interrupt interval is calculated using the  
following equation:  
Interrupt Interval (s) = System Clock Period (s) ×BRG[15:0]  
]
UART Control Register Definitions  
The UART control registers support the UART and the associated Infrared Encoder/  
Decoders. For more information about the infrared operation, refer to the Infrared  
Encoder/Decoder chapter on page 109.  
UART Transmit Data Register  
Data bytes written to the UART Transmit Data (UxTXD) register (Table 62) are shifted  
out on the TXDxpin. The Write-only UART Transmit Data register shares a Register File  
address with the read-only UART Receive Data register.  
Table 62. UART Transmit Data Register (U0TXD)  
BITS  
7
6
5
4
3
2
1
0
TXD  
FIELD  
RESET  
R/W  
X
X
X
X
X
X
X
X
W
W
W
W
W
W
W
W
F40H  
ADDR  
PS022815-0206  
UART