欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F021APH020SC 参数 Datasheet PDF下载

Z8F021APH020SC图片预览
型号: Z8F021APH020SC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采! XP -R 4K系列高性能8位微控制器 [Z8 Encore! XP-R 4K Series High-Performance 8-Bit Microcontrollers]
分类和应用: 微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 3422 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F021APH020SC的Datasheet PDF文件第126页浏览型号Z8F021APH020SC的Datasheet PDF文件第127页浏览型号Z8F021APH020SC的Datasheet PDF文件第128页浏览型号Z8F021APH020SC的Datasheet PDF文件第129页浏览型号Z8F021APH020SC的Datasheet PDF文件第131页浏览型号Z8F021APH020SC的Datasheet PDF文件第132页浏览型号Z8F021APH020SC的Datasheet PDF文件第133页浏览型号Z8F021APH020SC的Datasheet PDF文件第134页  
Z8 Encore! XP® 4K Series  
Product Specification  
111  
Receiving IrDA Data  
Data received from the infrared transceiver using the IR_RXD signal through the RXD pin  
is decoded by the Infrared Endec and passed to the UART. The UART’s baud rate clock is  
used by the Infrared Endec to generate the demodulated signal (RXD) that drives the  
UART. Each UART/Infrared data bit is 16-clocks wide. Figure 18 illustrates data recep-  
tion. When the Infrared Endec is enabled, the UART’s RXD signal is internal to the Z8  
Encore! XP® 4K Series products while the IR_RXD signal is received through the RXD  
pin.  
16 clock  
period  
Baud Rate  
Clock  
Start Bit = 0  
Data Bit 0 = 1  
Data Bit 1 = 0  
Data Bit 2 = 1  
Data Bit 3 = 1  
IR_RXD  
min. 1.4μs  
pulse  
UART’s  
RXD  
Start Bit = 0  
Data Bit 0 = 1  
Data Bit 1 = 0  
Data Bit 2 = 1  
Data Bit 3 = 1  
8 clock  
delay  
16 clock  
period  
16 clock  
period  
16 clock  
period  
16 clock  
period  
Figure 18.IrDA Data Reception  
Infrared Data Reception  
The system clock frequency must be at least 1.0 MHz to ensure proper reception of the  
Caution:  
1.4 μs minimum width pulses allowed by the IrDA standard.  
Endec Receiver Synchronization  
The IrDA receiver uses a local baud rate clock counter (0 to 15 clock periods) to generate  
an input stream for the UART and to create a sampling window for detection of incoming  
pulses. The generated UART input (UART RXD) is delayed by 8 baud rate clock periods  
with respect to the incoming IrDA data stream. When a falling edge in the input data  
stream is detected, the Endec counter is reset. When the count reaches a value of 8, the  
UART RXD value is updated to reflect the value of the decoded data. When the count  
reaches 12 baud clock periods, the sampling window for the next incoming pulse opens.  
The window remains open until the count again reaches 8 (in other words, 24 baud clock  
periods since the previous pulse was detected), giving the Endec a sampling window of  
PS022815-0206  
Infrared Encoder/Decoder