欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8601720ASC 参数 Datasheet PDF下载

Z8601720ASC图片预览
型号: Z8601720ASC
PDF下载: 下载PDF文件 查看货源
内容描述: PCMCIA接口方案 [PCMCIA Interface Solution]
分类和应用: 总线控制器微控制器和处理器外围集成电路PC时钟
文件页数/大小: 138 页 / 1062 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8601720ASC的Datasheet PDF文件第74页浏览型号Z8601720ASC的Datasheet PDF文件第75页浏览型号Z8601720ASC的Datasheet PDF文件第76页浏览型号Z8601720ASC的Datasheet PDF文件第77页浏览型号Z8601720ASC的Datasheet PDF文件第79页浏览型号Z8601720ASC的Datasheet PDF文件第80页浏览型号Z8601720ASC的Datasheet PDF文件第81页浏览型号Z8601720ASC的Datasheet PDF文件第82页  
Z86017/Z16017 PCMCIA Interface Solution  
Product Specification  
64  
EEPROM Register  
Address: SELECT 26h  
Name: Bus Control 1 Register  
Type: Read/Write  
Reset: 00h  
Table 48. Bus Control 1 Register: Address 26h  
Bit Placement Bit Name  
Description  
Bit 0  
DISABLE_CLK  
When this bit is set to 1, it turns off the PC_MCLK_IN  
pad. When it is cleared, it enables the PC_MCLK_IN pad.  
This bit is automatically cleared when in MASTER mode  
and at any access to the EEPROM command Register 7F4h  
as seen through the PCMCIA interface.  
Bit 1  
EN_IOIS_IN  
8-Bit_CNTRL  
When this bit is set to 1, it enables the IOIS16 signal to be  
generated internally (see Register 27, IOIS16 Address  
Control Register, Table 49). When it is cleared, the source  
for IOIS16 will be the ATA_IOIS16 input.  
Bit 3-2  
PCMCIA 8- to 16-bit control enable (see Table 51).  
PS012002-1201  
Programming Internal Registers  
 复制成功!