Z8018x Family
MPU User Manual
287
Status Signals
PIN OUTPUTS IN EACH OPERATING MODE
Table 55 describes pin outputs in each operating mode.
Table 55. Pin Outputs in Each Operating Mode
Address Data
Mode
M1 MREQ IORQ RD WR RFSH HALT BUSACK ST BUS
BUS
CPU
Operation
Op Code Fetch
(1st Op Code)
0
0
0
0
1
1
0
0
1
1
1
1
1
1
1
1
0
1
A
A
IN
Op Code Fetch
(except 1 st Op
Code)
IN
MemRead
Memory Write
I/O Read
1
1
1
1
1
0
0
1
1
1
1
1
0
0
1
0
1
0
1
1
1
0
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
A
A
A
A
A
IN
OUT
IN
I/O Write
OUT
IN
Internal
Operation
Refresh
1
0
0
1
0
0
1
1
1
1
0
1
1
0
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
1
1
*
0
0
0
A
A
A
A
IN
IN
IN
IN
Interrupt
Acknowledge
Cycle
(1st Machine
Cycle)
NMI
INT0
INT1, INT2 &
Internal
Interrupts
BUS RELEASE
HALT
1
0
1
Z
0
1
Z
1
1
Z
0
1
Z
1
1
1
1
1
1
0
0
0
1
1
*
0
1
Z
A
1
IN
IN
IN
SLEEP
UM005001-ZMP0400
ZILOG [ ZILOG, INC. ]
