MT9196
Data Sheet
➀
COMMAND/ADDRESS:
COMMAND/ADDRESS
DATA INPUT/OUTPUT
➀
➀
➀
DATA 2
RECEIVE
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
DATA 1
TRANSMIT
➀
SCLK
CS
➀
➀
➀
➀
➀
Delays due to internal processor timing which are transparent to IDPC.
The IDPC:- latches received data on the rising edge of SCLK.
- outputs transmit data on the falling edge of SCLK.
➀
The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The
subsequent byte is always data until terminated via CS returning high.
➀
➀
A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again.
D7
D0
X
The COMMAND/ADDRESS byte contains: 1 bit - Read/Write
5 bits - Addressing Data
2 bits - Unused
R/W
X
A4
A3
A2
A1
A0
Figure 6 - Serial Port Relative Timing for Motorola Mode 00/National Microwire
125 µs
F0i
DSTi,
DSTo
CHANNEL 2
B1-channel
CHANNEL 0
D-channel
CHANNEL 3
B2-channel
CHANNEL 1
C-channel
CHANNELS 4-31
Not Used
LSB first
for D-
Channel
MSB first for C, B1- & B2-
Channels
Figure 7 - ST-BUS Channel Assignment
Flexible Digital Interface
A serial link is required to transport data between the IDPC and an external digital transmission device. IDPC
utilizes the ST-BUS architecture defined by Zarlink Semiconductor but also supports a strobed data interface found
on many standard CODEC devices. This interface is commonly referred to as Synchronous Serial Interface (SSI).
The combination of ST-BUS and SSI provides a Flexible Digital Interface (FDI) capable of supporting all Zarlink
basic rate transmission devices as well as many other 2B + D transceivers.
The required mode of operation is selected via the ST-BUS/SSI control bit (FDI Control Register, address 10h). Pin
definitions alter dependent upon the operational mode selected, as described in the following subsections as well
as in the Pin Description tables.
Quiet Code
The FDI can be made to send quiet code to the decoder and receive filter path by setting the RxMUTE bit high.
Likewise, the FDI will send quiet code in the transmit (DSTo) path when the TxMUTE bit is high. Both of these
12
Zarlink Semiconductor Inc.
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
