欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT88L70ANR1 参数 Datasheet PDF下载

MT88L70ANR1图片预览
型号: MT88L70ANR1
PDF下载: 下载PDF文件 查看货源
内容描述: 3伏集成DTMF接收器 [3 Volt Integrated DTMF Receiver]
分类和应用: 电信集成电路电信信令电路电信电路光电二极管
文件页数/大小: 16 页 / 476 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT88L70ANR1的Datasheet PDF文件第1页浏览型号MT88L70ANR1的Datasheet PDF文件第2页浏览型号MT88L70ANR1的Datasheet PDF文件第3页浏览型号MT88L70ANR1的Datasheet PDF文件第4页浏览型号MT88L70ANR1的Datasheet PDF文件第6页浏览型号MT88L70ANR1的Datasheet PDF文件第7页浏览型号MT88L70ANR1的Datasheet PDF文件第8页浏览型号MT88L70ANR1的Datasheet PDF文件第9页  
MT88L70
V
DD
Data Sheet
V
DD
St/GT
ESt
R
StD
MT88L70
C
v
c
t
GTA
=(RC)In(V
DD
/V
TSt
)
t
GTP
=(RC)In[V
DD
/(V
DD
-V
TSt
)]
Figure 3 - Basic Steering Circuit
Different steering arrangements may be used to select independently the guard times for tone present (t
GTP
) and
tone absent (t
GTA
). This may be necessary to meet system specifications which place both accept and reject limits
on both tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system
parameters such as talk off and noise immunity. Increasing t
REC
improves talk-off performance since it reduces the
probability that tones simulated by speech will maintain signal condition long enough to be registered. Alternatively,
a relatively short t
REC
with a long t
DO
would be appropriate for extremely noisy environments where fast acquisition
time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure
4.
Power-down and Inhibit Mode
A logic high applied to pin 6 (PWDN) will power down the device to minimize the power consumption in a standby
mode. It stops the oscillator and the functions of the filters.
Inhibit mode is enabled by a logic high input to the pin 5 (INH). It inhibits the detection of tones representing
characters A, B, C, and D. The output code will remain the same as the previous detected code (see Table 1).
V
DD
C
1
St/GT
t
GTP
=(R
P
C
1
) In [V
DD
/ (V
DD
-V
TSt
)]
t
GTA
=(R
1
C
1
) In (V
DD
/ V
TSt
)
R
P
= (R
1
R
2
) / (R
1
+ R
2
)
R
1
ESt
R
2
a) decreasing t
GTP
; (t
GTP
< t
GTA
)
t
GTP
=(R
1
C
1
) In [V
DD
/ (V
DD
-V
TSt
)]
V
DD
C
1
St/GT
t
GTA
=(R
P
C
1
) In (V
DD
/ V
TSt
)
R
P
= (R
1
R
2
) / (R
1
+ R
2
)
R
1
ESt
R
2
b) decreasing t
GTA
; (t
GTP
> t
GTA
)
Figure 4 - Guard Time Adjustment
5
Zarlink Semiconductor Inc.