欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT88E45BNR 参数 Datasheet PDF下载

MT88E45BNR图片预览
型号: MT88E45BNR
PDF下载: 下载PDF文件 查看货源
内容描述: [Telephone Calling No Identification Circuit, CMOS, PDSO20, 5.30 MM, SSOP-20]
分类和应用: 光电二极管
文件页数/大小: 30 页 / 1053 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT88E45BNR的Datasheet PDF文件第14页浏览型号MT88E45BNR的Datasheet PDF文件第15页浏览型号MT88E45BNR的Datasheet PDF文件第16页浏览型号MT88E45BNR的Datasheet PDF文件第17页浏览型号MT88E45BNR的Datasheet PDF文件第19页浏览型号MT88E45BNR的Datasheet PDF文件第20页浏览型号MT88E45BNR的Datasheet PDF文件第21页浏览型号MT88E45BNR的Datasheet PDF文件第22页  
MT88E45  
Advance Information  
AC Electrical Characteristics- CAS Detection Timing  
Characteristics  
Sym  
Min  
Max  
Units  
Notes  
1
2
Tone present detect time  
Tone absent detect time  
tDP  
tDA  
0.5  
0.1  
10  
8
ms  
ms  
See Figures 16, 17  
See Figures 16, 17  
† AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.  
AC Electrical Characteristics- 3-Wire Interface Timing  
Characteristics  
Power-up time  
Sym  
Min  
Max  
Units  
Notes  
1
2
3
4
5
tPU  
tPD  
tCP  
tCA  
50  
10  
25  
ms  
ms  
ms  
ms  
ms  
OSC2  
CD  
Power-down time  
Input FSK to CD low delay  
Input FSK to CD high delay  
Hysteresis  
10  
10  
† AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.  
AC Electrical Characteristics- 3-Wire Interface Timing (Mode 0)  
Characteristics  
Rise time  
Sym  
Min  
Typ‡  
Max  
Units  
Notes*  
1
2
3
4
5
tRR  
tRF  
tRL  
200  
200  
417  
1212  
5
ns  
ns  
into 50pF Load  
DR/STD  
DATA  
Fall time  
Low time  
Rate  
into 50pF Load  
415  
416  
1200  
1
µs  
2
1
1188  
baud  
ms  
Input FSK to DATA  
delay  
tIDD  
6
7
Rise time  
tR  
tF  
200  
200  
ns  
ns  
µs  
µs  
Hz  
µs  
µs  
µs  
into 50pF Load  
Fall time  
into 50pF Load  
DATA  
DCLK  
8
DATA to DCLK delay  
DCLK to DATA delay  
Frequency  
tDCD  
tCDD  
fDCLK0  
tCH  
6
6
416  
416  
1, 2, 3  
9
1, 2, 3  
10  
11  
12  
13  
1201.6  
415  
415  
415  
1202.8  
416  
1204  
417  
417  
417  
2
2
2
2
DCLK  
High time  
Low time  
tCL  
416  
DCLK  
DR/STD  
DCLK to DR delay  
tCRD  
416  
† AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.  
o
‡ Typical figures are at 25 C and are for design aid only: not guaranteed and not subject to production testing.  
*Notes:  
1. FSK input data at 1200 12 baud.  
2. OSC1 at 3.579545 MHz 0.1%.  
3. Function of signal condition.  
18  
 复制成功!