欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT8814AE1 参数 Datasheet PDF下载

MT8814AE1图片预览
型号: MT8814AE1
PDF下载: 下载PDF文件 查看货源
内容描述: [Cross Point Switch, 1 Func, 12 Channel, CMOS, PDIP40, LEAD FREE, PLASTIC, DIP-40]
分类和应用: 光电二极管
文件页数/大小: 10 页 / 219 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号MT8814AE1的Datasheet PDF文件第2页浏览型号MT8814AE1的Datasheet PDF文件第3页浏览型号MT8814AE1的Datasheet PDF文件第4页浏览型号MT8814AE1的Datasheet PDF文件第5页浏览型号MT8814AE1的Datasheet PDF文件第6页浏览型号MT8814AE1的Datasheet PDF文件第7页浏览型号MT8814AE1的Datasheet PDF文件第8页浏览型号MT8814AE1的Datasheet PDF文件第9页  
MT8814
8 x 12 Analog Switch Array
ISO-CMOS
Data Sheet
Features
Internal control latches and address decoder
Short set-up and hold times
Wide operating voltage: 4.5 V to 13.2 V
12Vpp analog signal capability
R
ON
65
max. @ V
DD
=12 V, 25C
R
ON

10
@ V
DD
=12 V, 25C
Full CMOS switch for low distortion
Minimum feedthrough and crosstalk
Separate analog and digital reference supplies
Low power consumption ISO-CMOS technology
Ordering Information
MT8814AE1
40 Pin PDIP*
Tubes
MT8814AP1
44 Pin PLCC*
Tubes
MT8814APR1 44 Pin PLCC*
Tape & Reel
*Pb Free Matte Tin
September 2011
-40C to +85C
Description
The Zarlink MT8814 is fabricated in Zarlink’s ISO-
CMOS technology providing low power dissipation and
high reliability. The device contains a 8 x 12 array of
crosspoint switches along with a 7 to 96 line decoder
and latch circuits. Any one of the 96 switches can be
addressed by selecting the appropriate seven address
bits. The selected switch can be turned on or off by
applying a logical one or zero to the DATA input. V
SS
is
the ground reference of the digital inputs. The range of
the analog signal is from V
DD
to V
EE
. Chip Select (CS)
allows the crosspoint array to be cascaded for matrix
expansion.
Applications
Key systems
PBX systems
Mobile radio
Test equipment /instrumentation
Analog/digital multiplexers
Audio/Video switching
CS
STROBE
DATA RESET
VDD
VEE
VSS
AX0
AX1
AX2
AX3
AY0
AY1
AY2
1
1
••••••••••••••••
7 to 96
Decoder
Latches
8 x 12
Switch
Array
96
Xi I/O
(i=0-11)
96
•••••••••••••••••••
Yi I/O (i=0-7)
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 1997-2011, Zarlink Semiconductor Inc. All Rights Reserved.