Le75181
CONNECTION DIAGRAMS
Figure 1.
16-Pin SOIC
Data Sheet
FGND
TBAT
TLINE
NC
NC
TRINGING
VDD
TSD
1
2
3
4
16
15
14
13
VBAT
RBAT
RLINE
NC
RRINGING
LATCH
INPUT
DGND
16-Pin SOIC
5
6
7
8
12
11
10
9
Pin Descriptions
Pin Name
D
GND
F
GND
INPUT
LATCH
NC
R
BAT
R
LINE
R
RINGING
T
BAT
T
LINE
T
RINGING
Type
Ground
Ground
Input
Input
—
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Input/Output
Digital ground.
Fault ground.
Logic level input switch control. Internally 75 k
Ω
typical pull down.
Data latch control, active-high, transparent low. Internally 75 k
Ω
typical pull down.
No connection.
Connect to RING on SLIC side.
Connect to RING on line side.
Connect to ringing generator.
Connect to TIP on SLIC side.
Connect to TIP on line side.
Connect to return ground for ringing generator.
Temperature shutdown pin. Can be used as a logic level input or output. See table 8, truth
table, on page 15, and the Switching Behavior section of this data sheet for input pin
description. As an output, will read HIGH when device is in its operational mode and
LOW
in the thermal shutdown mode. In the Le75181, the thermal shutdown mechanism cannot
be disabled.
Battery voltage. Used as a reference for protection circuit.
5-V supply.
Description
T
SD
Input/Output
V
BAT
V
DD
Input
Power
4
Zarlink Semiconductor Inc.
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
