欢迎访问ic37.com |
会员登录 免费注册
发布采购

EA218E 参数 Datasheet PDF下载

EA218E图片预览
型号: EA218E
PDF下载: 下载PDF文件 查看货源
内容描述: EA218E 8端口以太网接入控制器XpressFlow 2020年以太网路由交换机芯片组 [EA218E 8-Port Ethernet Access Controller XpressFlow 2020 Ethernet Routing Switch Chipset]
分类和应用: 控制器以太网
文件页数/大小: 28 页 / 505 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号EA218E的Datasheet PDF文件第4页浏览型号EA218E的Datasheet PDF文件第5页浏览型号EA218E的Datasheet PDF文件第6页浏览型号EA218E的Datasheet PDF文件第7页浏览型号EA218E的Datasheet PDF文件第9页浏览型号EA218E的Datasheet PDF文件第10页浏览型号EA218E的Datasheet PDF文件第11页浏览型号EA218E的Datasheet PDF文件第12页  
P
R
E
L
I
M
I
N
A
R
Y
I
N
F
O
R
M
A
T
I
O
N
XpressFlow-2020 Series –
Ethernet Switch Chipset
1.3
Pin Reference Table:
(352 pin BGA)
Pin #
F26
G24
E25
E26
F24
D25
D26
E24
C25
D24
C26
F25
G26
H25
G25
J24
J26
H26
K24
P25
P26
R24
N25
N26
P24
M25
N24
M26
L25
M24
L26
K25
L24
K26
J25
D13
A13
B23
A24
B24
B12
A12
C14
C13
B13
C15
A14
D15
B14
C16
A15
B15
A16
C17
B16
D17
A17
Signal Name
P_A[1]
P_A[2]
P_A[3]
P_A[4]
P_A[5]
P_A[6]
P_A[7]
P_A[8]
P_A[9]
P_A[10]
P_A[11]
P_ADS#
P_CS#
P_RWC
P_BS16#
P_RDY#
P_RST#
P_INT
P_CLK
P_D[0]
P_D[1]
P_D[2]
P_D[3]
P_D[4]
P_D[5]
P_D[6]
P_D[7]
P_D[8]
P_D[9]
P_D[10]
P_D[11]
P_D[12]
P_D[13]
P_D[14]
P_D[15]
S_CLK
S_OVLD#
S_HPREQ#
S_REQ#
S_GNT#
S_MSGEN#
S_EOF#
S_IRDY
S_TABT#
S_D[0]
S_D[1]
S_D[2]
S_D[3]
S_D[4]
S_D[5]
S_D[6]
S_D[7]
S_D[8]
S_D[9]
S_D[10]
S_D[11]
S_D[12]
Pin #
C18
B17
A18
B18
C19
A19
B19
C20
A20
B20
A21
C21
D20
B21
A22
C22
B22
A23
C23
A11
B10
C11
A10
D10
B9
C10
A9
B8
A8
C9
B7
D8
A7
C8
B6
A6
C7
D5
A5
A3
D7
E4
B5
C4
C6
B4
A4
C5
B3
G4
B1
C2
C1
D2
D3
D1
E2
Signal Name
S_D[13]
S_D[14]
S_D[15]
S_D[16]
S_D[17]
S_D[18]
S_D[19]
S_D[20]
S_D[21]
S_D[22]
S_D[23]
S_D[24]
S_D[25]
S_D[26]
S_D[27] / P_C[4]
S_D[28] / P_C[3]
S_D[29] / P_C[2]
S_D[30] / P_C[1]
S_D[31] / P_C[0]
L_A[2]
L_A[3]
L_A[4]
L_A[5]
L_A[6]
L_A[7]
L_A[8]
L_A[9]
L_A[10]
L_A[11]
L_A[12]
L_A[13]
L_A[14]
L_A[15]
L_A[16]
L_A[17]
L_A[18]
L_A[19] / OE[3]#
L_OE[2]#
L_OE[1]#
L_OE[0]
L_WE[3]#
L_WE[2]#
L_WE[1]#
L_WE[0]#
L_BWE[3]#
L_BWE[2]#
L_BWE[1]#
L_BWE[0]#
L_ADSC#
L_CLK
L_D[0]
L_D[1]
L_D[2]
L_D[3]
L_D[4]
L_D[5]
L_D[6]
Pin #
E3
E1
F2
F3
F1
G2
G1
G3
H2
H1
H3
J2
J1
K2
J3
K1
K4
L2
K3
L1
M2
M1
L3
N2
M4
EA218E
8-Port 10Mb Ethernet Access Controller
Signal Name
L_D[7]
L_D[8]
L_D[9]
L_D[10]
L_D[11]
L_D[12]
L_D[13]
L_D[14]
L_D[15]
L_D[16]
L_D[17]
L_D[18]
L_D[19]
L_D[20]
L_D[21]
L_D[22]
L_D[23]
L_D[24]
L_D[25]
L_D[26]
L_D[27]
L_D[28]
L_D[29]
L_D[30]
L_D[31]
AB3 T0_LNK
AD2 T0_CRS
AC3 T0_COL
AE3 T0_FD
AF3 T0_LPBK
AE4 T0_TXD
AF2 T0_TXEN
AD1 T0_TXC
AE7 T0_RXC
AF6 T0_RXD
AE21 T1_LNK
AF21 T1_CRS
AD20 T1_COL
AD21 T1_FD
AE23 T1_LPBK
AF23 T1_TXD
AF22 T1_TXEN
AE22 T1_TXC
AC24 T1_RXC
AC25 T1_RXD
AB25 T2_LNK
AB24 T2_CRS
AB26 T2_COL
AA26 T2_FD
Y26 T2_LPBK
W25 T2_TXD
AA24 T2_TXEN
AA25 T2_TXC
U24 T2_RXC
T25 T2_RXD
V2
T3_LNK
U3
T3_CRS
Pin #
V1
V3
Y2
Y1
W1
W2
AC1
AC2
AF7
AD7
AE8
AE9
AF9
AE10
AD8
AF8
AF10
AD9
AE11
AD10
AF11
AD11
AE13
AF13
AF12
AE12
AE14
AD12
AF14
AD13
AE15
AE16
AD15
AF16
AF15
AD14
AD16
AE17
AF17
AE18
AD17
AF19
AD18
AE20
AE19
AF18
AD19
AF20
A25
U4
U1
T3
U2
R4
T1
R3
Signal Name
T3_COL
T3_FD
T3_LPBK
T3_TXD
T3_TXEN
T3_TXC
T3_RXC
T3_RXD
T4_LNK
T4_CRS
T4_COL
T4_FD
T4_LPBK
T4_TXD
T4_TXEN
T4_TXC
T4_RXC
T4_RXD
T5_LNK
T5_CRS
T5_COL
T5_FD
T5_LPBK
T5_TXD
T5_TXEN
T5_TXC
T5_RXC
T5_RXD
T6_LNK
T6_CRS
T6_COL
T6_FD
T6_LPBK
T6_TXD
T6_TXEN
T6_TXC
T6_RXC
T6_RXD
T7_LNK
T7_CRS
T7_COL
T7_FD
T7_LPBK
T7_TXD
T7_TXEN
T7_TXC
T7_RXC
T7_RXD
T_MODE
T_D[0]
T_D[1]
T_D[2]
T_D[3]
T_D[4]
T_D[5]
T_D[6]
Pin #
T2
R1
P3
R2
N3
P1
P2
M3
N1
D6
D11
D16
D21
F4
F23
L4
L23
T4
T23
AA4
AA23
AC6
AC11
AC16
AC21
A1
A2
A26
B2
B25
B26
C3
C24
D4
D9
D14
D19
D23
H4
J23
N4
P23
V4
W23
AC4
AC8
AC13
AC18
AC23
AD3
AD24
AE1
AE2
AE25
AF1
AF25
Signal Name
T_D[7]
T_D[8]
T_D[9]
T_D[10]
T_D[11]
T_D[12]
T_D[13]
T_D[14]
T_D[15]
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
Note:
Output signals with programmable polarity.
Input or output pins with weak internal pull up resistors (50k to 100k Ohms each)
These pins are reserved for internal use only. They should be left unconnected.
© 1998
Zarlink Semiconductor, Inc.
7
Rev.2.1 – February, 1999