欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC95144XL-10TQG100C 参数 Datasheet PDF下载

XC95144XL-10TQG100C图片预览
型号: XC95144XL-10TQG100C
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash PLD, 10ns, 144-Cell, CMOS, PQFP100, LEAD FREE, TQFP-100]
分类和应用: 输入元件可编程逻辑
文件页数/大小: 12 页 / 190 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC95144XL-10TQG100C的Datasheet PDF文件第1页浏览型号XC95144XL-10TQG100C的Datasheet PDF文件第2页浏览型号XC95144XL-10TQG100C的Datasheet PDF文件第3页浏览型号XC95144XL-10TQG100C的Datasheet PDF文件第4页浏览型号XC95144XL-10TQG100C的Datasheet PDF文件第6页浏览型号XC95144XL-10TQG100C的Datasheet PDF文件第7页浏览型号XC95144XL-10TQG100C的Datasheet PDF文件第8页浏览型号XC95144XL-10TQG100C的Datasheet PDF文件第9页  
R
XC95144XL High Performance CPLD  
Symbol  
Parameter  
Test Conditions  
Min  
Max  
Units  
IIH  
I/O high-Z leakage current  
VCC = Max; VCCIO = Max;  
-
±10  
μA  
VIN = GND or 3.6V  
V
CC Min < VIN < 5.5V  
-
-
±50  
10  
μA  
pF  
CIN  
ICC  
I/O capacitance  
VIN = GND; f = 1.0 MHz  
Operating supply current  
(low power mode, active)  
VIN = GND, No load; f = 1.0 MHz  
45 (Typical)  
mA  
AC Characteristics  
XC95144XL-5  
XC95144XL-7  
XC95144XL-10  
Symbol  
Parameter  
Min  
Max  
5.0  
-
Min  
Max  
7.5  
-
Min  
Max  
10.0  
-
Units  
ns  
TPD  
TSU  
TH  
I/O to output valid  
-
-
-
I/O setup time before GCK  
I/O hold time after GCK  
GCK to output valid  
3.7  
4.8  
6.5  
ns  
0
-
0
-
0
-
ns  
TCO  
-
3.5  
178.6  
-
-
4.5  
125.0  
-
-
5.8  
100.0  
-
ns  
fSYSTEM Multiple FB internal operating frequency  
-
-
-
MHz  
ns  
TPSU  
TPH  
I/O setup time before p-term clock input  
I/O hold time after p-term clock input  
P-term clock output valid  
1.7  
1.6  
2.1  
2.0  
-
3.2  
-
4.4  
-
ns  
TPCO  
TOE  
-
5.5  
4.0  
4.0  
7.0  
7.0  
10.0  
10.5  
-
-
7.7  
5.0  
5.0  
9.5  
9.5  
12.0  
12.6  
-
-
10.2  
7.0  
7.0  
11.0  
11.0  
14.5  
15.3  
-
ns  
GTS to output valid  
-
-
-
ns  
TOD  
GTS to output disable  
-
-
-
ns  
TPOE  
TPOD  
TAO  
Product term OE to output enabled  
Product term OE to output disabled  
GSR to output valid  
-
-
-
-
-
-
ns  
ns  
-
-
-
ns  
TPAO  
TWLH  
P-term S/R to output valid  
-
-
-
ns  
GCK pulse width (High or Low)  
2.8  
5.0  
4.0  
6.5  
4.5  
7.0  
ns  
TAPRPW Asynchronous preset/reset pulse width  
(High or Low)  
-
-
-
ns  
TPLH  
P-term clock pulse width (High or Low)  
5.0  
-
6.5  
-
7.0  
-
ns  
V
TEST  
R
1
2
Output Type  
V
V
R
R
C
L
CCIO  
TEST  
1
2
Device Output  
3.3V  
3.3V  
2.5V  
320 Ω  
250 Ω  
360 Ω  
660 Ω  
35 pF  
35 pF  
2.5V  
C
L
R
DS058_03_081500  
Figure 3: AC Load Circuit  
DS056 (v2.0) April 3, 2007  
www.xilinx.com  
5
Product Specification  
 复制成功!