R
Spartan-IIE FPGA Family: Pinout Tables
FG676 Pinouts (XC2S400E, XC2S600E) (Continued)
Pad Name
Device-Specific Pinouts
LVDS Async.
VREF
Function
Bank
Pin
Output Option
Option
XC2S400E
XC2S600E
DONE
3
-
AE26
AC24
AD25
AD26
AC25
AC26
AB22
AB23
AB25
AB26
AA23
AA24
AA25
-
-
-
DONE
DONE
PROGRAM
I/O (INIT), L101N_YY
I/O (D7), L101P_YY
I/O, L100N
-
PROGRAM
PROGRAM
3
3
3
3
3
3
3
3
3
3
3
All
-
I/O (INIT), L101N_YY I/O (INIT), L101N_YY
All
-
I/O (D7), L101P_YY
I/O (D7), L101P_YY
I/O, L100N
-
-
-
I/O, L100P
-
-
-
I/O, L100P
I/O, L99N
XC2S600E
-
-
I/O, L99N_Y
I/O, L99P_Y
I/O, L98N_YY
I/O, L98P_YY
I/O, L97N
I/O, L99P
XC2S600E
-
I/O
I/O, L98N_YY
I/O, L98P_YY
I/O, L97N
All
-
I/O, L98N_YY
I/O, L98P_YY
I/O, L97N_Y
I/O, L97P_Y
All
-
-
-
I/O, L97P
-
-
I/O, L97P
I/O, VREF Bank 3,
L96N
XC2S600E
All
I/O, VREF Bank 3,
L96N
I/O, VREF Bank 3,
L96N_Y
I/O, L96P
I/O, L95N
I/O, L95P
I/O, L94N
I/O, L94P
I/O, L93N
I/O, L93P
3
3
3
3
3
3
3
3
AA26
AA22
Y22
XC2S600E
XC2S600E
XC2S600E
XC2S400E
XC2S400E
XC2S600E
XC2S600E
All
-
-
I/O, L96P
-
I/O, L96P_Y
I/O, L95N_Y
I/O, L95P_Y
I/O, L94N
-
I/O
Y23
-
I/O, L94N_Y
I/O, L94P_Y
I/O, L93N
I/O, L93P
Y24
-
I/O, L94P
Y25
-
I/O, L93N_Y
I/O, L93P_Y
Y26
-
I/O, VREF Bank 3,
L92N_YY
W21
All
I/O, VREF Bank 3,
L92N_YY
I/O, VREF Bank 3,
L92N_YY
I/O, L92P_YY
I/O
3
3
3
3
3
3
3
3
W22
Y21
W25
W26
W20
V19
V20
V21
All
-
I/O, L92P_YY
I/O, L92P_YY
I/O
-
-
-
I/O, L91N_YY
I/O, L91P_YY
I/O
All
All
-
I/O, L91N_YY
I/O, L91P_YY
I/O
I/O, L91N_YY
I/O, L91P_YY
I/O
-
-
-
I/O, L90N
I/O, L90P
I/O, L89N
XC2S400E
XC2S400E
XC2S600E
-
I/O, L90N_Y
I/O, L90P_Y
-
I/O, L90N
I/O, L90P
-
XC2S600E
I/O, VREF Bank 3,
L89N_Y
I/O, L89P
I/O
3
3
3
V22
V23
V24
XC2S600E
-
-
-
I/O
I/O
I/O, L89P_Y
I/O
-
I/O, L88N_YY
All
I/O, L88N_YY
I/O, L88N_YY
98
www.xilinx.com
DS077-4 (2.3) June 18, 2008
Product Specification
XILINX [ XILINX, INC ]
